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Abstract
The focus is on real-time optimal decision making with application in advanced control
systems. These computationally intensive schemes, which involve the repeated solution of
(convex) optimization problems within a sampling interval, require more efficient computa-
tional methods than currently available for extending their application to highly dynamical
systems and setups with resource-constrained embedded computing platforms.
A range of techniques are proposed to exploit synergies between digital hardware, nu-
merical analysis and algorithm design. These techniques build on top of parameterisable
hardware code generation tools that generate VHDL code describing custom computing
architectures for interior-point methods and a range of first-order constrained optimization
methods. Since memory limitations are often important in embedded implementations we
develop a custom storage scheme for KKT matrices arising in interior-point methods for
control, which reduces memory requirements significantly and prevents I/O bandwidth
limitations from affecting the performance in our implementations. To take advantage of
the trend towards parallel computing architectures and to exploit the special character-
istics of our custom architectures we propose several high-level parallel optimal control
schemes that can reduce computation time. A novel optimization formulation was devised
for reducing the computational effort in solving certain problems independent of the com-
puting platform used. In order to be able to solve optimization problems in fixed-point
arithmetic, which is significantly more resource-efficient than floating-point, tailored linear
algebra algorithms were developed for solving the linear systems that form the computa-
tional bottleneck in many optimization methods. These methods come with guarantees
for reliable operation. We also provide finite-precision error analysis for fixed-point imple-
mentations of first-order methods that can be used to minimize the use of resources while
meeting accuracy specifications. The suggested techniques are demonstrated on several
practical examples, including a hardware-in-the-loop setup for optimization-based control
of a large airliner.
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1 Introduction
This introductory chapter summarises the objectives of this thesis and its main contribu-
tions.
1.1 Objectives
Optimal decision making has many practical advantages such as allowing for a system-
atic design of the decision maker or improving the quality of the decisions taken in the
presence of constraints. However, the need to solve an optimization problem at every
decision instant, typically via numerical iterative algorithms, imposes a very large com-
putational demand on the device implementing the decision maker. Consequently, so far,
optimization-based decision making has only been widely adopted in situations that re-
quire making decisions only once during the design phase of a system, or in systems that,
while requiring repeated decisions, can afford long computing times or powerful machines.
Implementation of repeated optimal decisions on systems with resource constraints re-
mains challenging. Resource constraints can refer to:
i) time – the time allowed for computing the solution of the optimization problem is
strictly limited,
ii) the computational platform – the power consumption, cost, size, memory available,
or the computational power are restricted,
or both. In all cases, the key to enabling the power of real-time optimal decision making
in increasingly resource-constrained embedded systems is to improve the computational
efficiency of the decision maker, i.e. increasing the number of decisions of acceptable quality
per unit of time and computational resource.
There are several ways to achieve the desired improvements in computational efficiency.
Independently of the method or platform used, one can aim to formulate specific decision
making problems as optimization problems such that the number of computations required
to solve the resulting optimization problem are minimized. A reduction in the number of
computations needed can also be attained by exploring the use of suboptimal decisions
and their impact on the behaviour of a system over time. One can also improve the
computational efficiency through tailored implementation of optimization algorithms by
exploring different computing platforms and exploiting their characteristics. Deriving new
optimization algorithms tailored for a specific class of problems or computing platforms is
also a promising avenue.
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Throughout this thesis we will consider all these methods with a special focus on decision
making problems arising in real-time optimal control. We will apply a multidisciplinary
approach where the design of the computing hardware and the optimization algorithm is
considered jointly. The bulk of research on optimization algorithm acceleration focuses on
a reduction of the computation count ignoring details of the embedded platforms on which
these algorithm will be deployed. Similarly, in the field of hardware acceleration, much of
the application work is concerned with accelerating a given software implementation and
replicating its behaviour. Neither of these approaches results in an optimal use of scarce
embedded resources. In this thesis, control tools will be used to make hardware decisions
and hardware concepts will be used to design new control algorithms. This approach can
offer subtantial computational efficiency improvements, as we will see in the remainder of
this thesis.
1.2 Overview of thesis
Since this thesis lies at the boundary between optimization algorithms and computer ar-
chitecture design, the first two chapters give the necessary background on each of these
topics. Chapter 2 presents the benefits of real-time optimal decision making and discusses
several current and future applications. Background on the main optimization algorithms
used for control applications is also included. Chapter 3 discusses past and current trends
in computing technology, from general-purpose platforms to parallelism and custom com-
puting. The goal is to build an understanding of the hardware features that can lead to
computational efficiency or inefficiency for performing certain tasks.
The same optimal control problem can be formulated in various different ways as an
optimization problem. Chapter 4 studies the effect of the optimization formulation on the
resulting computing effort and memory requirements that can be expected for a solver
for such a problem. The chapter starts by reviewing the standard formulations used in
the literature and follows by proposing a novel formulation, which, for specific problems,
provides a reduction in the number of operations and the memory needed to solve the
optimization problem using standard methods.
Tailored implementations of optimization solvers can provide improvements in com-
putational efficiency. The following two chapters explore the tailoring of the computing
architecture to different kinds of optimization methods. Chapter 5 proposes a custom
single precision floating-point hardware architecture for interior-point solvers for control,
designed for high throughput to maximise the computational efficiency. The structure in
the optimization problem is used in the design of the datapath and the memory subsystem
with a custom storage technique that minimises memory requirements. The numerical
behaviour of the reduced floating-point implementations is also studied and a heuristic
scaling procedure is proposed to improve the reliability of the solver for a wide range of
problems. The proposed designs and techniques are evaluated on a detailed case study for
a large airliner, where the performance is verified on a hardware-in-the-loop setup where
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the entire control system is implemented on a single chip.
Chapter 6 proposes custom fixed-point hardware architectures for several first-order
methods, each of them suitable for a different type of optimal control problem. Numerical
investigations play a very important role for improving the computational efficiency of the
resulting implementations. A fixed-point round-off error analysis using systems theory
predicts the stable accumulation of errors, while the same analysis can be used for choosing
the number of bits and resources needed to achieve a certain accuracy at the solution. A
scaling procedure is also suggested for improving the convergence speed of the algorithms.
The proposed designs are evaluated on several case studies, including the optimal control
of an atomic force microscope at megaHertz sampling rates.
The high throughput design emphasis in the interior-point architectures described in
Chapter 5 resulted in several interesting characteristics of the architectures, the main one
being the capability to solve several independent optimization problems in the same time
and using the same amount of resources as when solving a single problem. Chapter 7 is
concerned with exploiting this observation to improve the computational efficiency. We
discuss how several non-conventional control schemes in the recent literature can be applied
to make use of the slack computational power in the custom architectures.
The main computational bottleneck in interior-point methods, and the task that con-
sumes most computational resources in the architectures described in Chapter 5, is the
repeated solution of systems of linear equations. Chapter 8 proposes a scaling procedure to
modify a set of linear equations such that they can be solved using more efficient fixed-point
arithmetic while provably avoiding overflow errors. The proofs presented in this chapter
are beyond the capabilities of current state-of-the-art arithmetic variable bounding tools
and are shown to also hold under inexact computations. Numerical studies suggest that
substantial improvements in computational efficiency can be expected by including the
proposed procedure in the interior-point hardware architectures.
Chapter 9 summarises the main results in this thesis.
1.3 Statement of originality
We now give a summary of the main contribution in each of the chapters in this thesis.
A more detailed discussion of contributions is given in the introductory section of each
chapter. The main contributions are:
• a novel way to formulate optimization problems coming from a linear time-invariant
predictive control problem. The approach uses a specific input transformation such
that a compact and sparse optimization problem is obtained when eliminating the
equality constraints. The resulting problem can be solved with a cost per interior-
point iteration which is linear in the horizon length, when this is bigger than the con-
trollability index of the plant. The computational complexity of existing condensed
approaches grow cubically with the horizon length, whereas existing non-condensed
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and sparse approaches also grow linearly, but with a greater proportionality constant
than with the method derived in Chapter 4.
• a novel parameterisable hardware architecture for interior-point solvers customised
for predictive control problems featuring parallelisation and pipelining techniques. It
is shown that by considering that the quadratic programs (QPs) come from a control
formulation, it is possible to make heavy use of the sparsity in the problem to save
computations and reduce memory requirements by 75%. The design is demonstrated
with an FPGA-in-the-loop testbench controlling a nonlinear simulation of a large
airliner. This study considers a much larger plant than any previous FPGA-based
predictive control implementation to date, yet the implementation comfortably fits
into a mid-range FPGA, and the controller compares favourably in terms of solution
quality and latency to state-of-the-art QP solvers running on a conventional desktop
processor.
• the first hardware architectures for first-order solvers for predictive control prob-
lems, parameterisable in the size of the problem, the number representation, the
type of constraints, and the degree of parallelisation. We provide analysis ensuring
the reliable operation of the resulting controller under reduced precision fixed-point
arithmetic. The results are demonstrated on a model of an industrial atomic force
microscope where we show that, on a low-end FPGA, satisfactory control perfor-
mance at a sample rate beyond 1 MHz is achievable.
• a novel parallel predictive control algorithm that makes use of the special characteris-
tics of pipelined interior-point hardware architectures, which can reduce the resource
usage and improve the closed-loop performance further despite implementing sub-
optimal solutions.
• a novel procedure for scaling linear equations to prevent overflow errors when solv-
ing the modified problem using iterative methods in fixed-point arithmetic. For this
class of nonlinear recursive algorithms the bounding problem for avoiding overflow
errors cannot be automated by current tools. It is shown that the numerical be-
haviour of fixed-point implementations of the modified problem can be chosen to be
at least as good as a double precision floating-point implementation, if necessary.
The approach is evaluated on FPGA platforms, highlighting orders of magnitude
potential performance and efficiency improvements by moving form floating-point to
fixed-point computation.
1.4 List of publications
Most of the material discussed in Chapters 4, 5, 6, 7 and 8 originates from the following
publications:
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2 Real-time Optimization
A general continuous optimization problem has the form
minimize f(z) (2.1a)
subject to ci(z) = 0 , i ∈ E , (2.1b)
ci(z) ≤ 0 , i ∈ I . (2.1c)
Here, z := (z1, z2, · · · , zn) ∈ Rn are the decision variables. E and I are finite sets contain-
ing the indices of the equality and inequality constraints, satisfying
E ∩ I = ∅ ,
with the number of equality and inequality constraints denoted by the cardinality of the
sets |E| and |I|, respectively. Functions ci : Rn → R define the feasible region and
f : Rn → R defines the performance criterion to be optimized, which often involves a
weighted combination (trade-off) of several conflicting objectives, e.g.
f(z) := f0(z1, z2) + 0.5f1(z2, z4) + 0.75f2(z1, z3) .
A vector z∗ is a global optimal decision vector if for all vectors z satisfying (2.1b)-(2.1c),
we have f(z∗) ≤ f(z).
The search for optimal decisions is ubiquitous in all areas of engineering, science, busi-
ness and economics. For instance, every engineering design problem can be expressed as
an optimization problem like (2.1), as it requires the choice of design parameters under
economical or physical constraints that optimize some selection criterion. For example,
in the design of base stations for cellular networks one can choose the number of antenna
elements and their topology to minimize the cost of the installation while guaranteeing
coverage across the entire cell and adhering to radiation regulations [126]. Conceptually
similar, least-squares fitting in statistical data analysis selects model parameters to mini-
mize the error with respect to some observations while satisfying constraints on the model
such as previously obtained information. In portfolio management, a common problem
is to find the best way to invest a fixed amount of capital in different financial assets to
trade off expected return and risk. In this case, a trivial constraint is a requirement on
the investments to be nonnegative. In all of these examples, the ability to find and apply
optimal decisions has great value.
Later on in this thesis we will use ideas from digital circuit design to devise more efficient
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methods for solving computationally intensive problems like (2.1). Interestingly, optimal
decision making has also had a large impact on integrated circuit design as an application.
For example, optimization can be used to design the number of bits used to represent
different signals in a signal processing system in order to minimize the resources required
while satisfying signal-to-noise constraints at the system’s output [37]. At a lower level,
individual transistor and wire sizes can be chosen to minimize the power consumption or
total silicon area of a chip while meeting signal delay and timing requirements and adhering
to the limits of the target manufacturing process [206,217]. Optimization-based techniques
have also been used to build accurate performance and power consumption models for
digital designs from a reduced number of observations in situations when obtaining data
points is very expensive or time consuming [163].
What all the mentioned applications have in common is that they are only solved once
or a few times with essentially no constraints on the computational time or resources
and the results are in most cases implemented by humans. For this kind of application
belonging to the field of classical operations research, there exist mature software packages
such as Gurobi [84], IBM’s CPLEX [98], MOSEK [155], or IPOPT [221] that are designed
to efficiently solve large-scale optimization problems mostly on x86-based machines with
a large amount of memory and using double-precision floating-point arithmetic, e.g. on
powerful desktop PCs or servers. In this domain, the main challenge is to formulate the
decision making problems in such a way that they can be solved by existing powerful
solvers.
Real-time optimal decision making
There exist other applications, in which optimization is used to make automatic decisions
with no human interaction in a setup such as the one illustrated in Figure 2.1. Every
time new information is available from some sensors (physical or virtual), an optimization
problem is solved online and the decision is sent to be applied by some actuators (again,
physical or virtual) to optimize the behaviour of a process. Because in this setting there
is typically no human feedback, the methods used to solve these problems have to be
extremely reliable and predictable, especially for safety-critical applications. Fortunately,
since the sequence of problems being solved only varies slightly from instance to instance
and there exists the possibility for a detailed analysis prior to deployment, one can devise
highly customised methods for solving these optimization problems that can efficiently
Decision
Maker
Processaction
information
Figure 2.1: Real-time optimal decision making.
24
exploit problem-specific characteristics such as size, structure and problem type. Many of
the techniques described in this thesis exploit this observation.
A further common characteristic of these problems is that they are, in general, signifi-
cantly smaller than those in operations research but they have to be solved under resource
limitations such as computing time, memory storage, cost, or power consumption, typically
on non-desktop or embedded platforms (see Chapter 3 for a discussion on the different
available embedded technologies). In this domain, the main challenge is still to devise
efficient methods for solving problems that, if they were only solved once – oﬄine – might
appear trivial. This is the focus of this thesis.
2.1 Application examples
In this section we discuss several applications in the increasingly important domain of
embedded optimal decision making. The main application on which this thesis focuses,
advanced optimization-based control systems, is described first in detail. We then briefly
discuss several other applications on which the findings in this thesis could have a similar
impact.
2.1.1 Model predictive control
A computer control system gives commands to some actuators to control the behaviour
and maintain the stable operation of a physical or virtual system, known as the plant,
over time. Because the plant operates in an uncertain environment, the control system
has to respond to uncertainty with control actions computed online at regular intervals,
denoted by the sampling time Ts. Because the control actions depend on measurements or
estimates of the uncertainty, this process is known as feedback control. Figure 2.2 describes
the structure of a control system and shows the possible sources of uncertainty: actuator
and sensor noise, plant-model mismatch, external disturbances acting on the plant and
estimation errors. Note that not all control systems will necessarily have all the blocks
shown in Figure 2.2.
In model predictive control the input commands given by the controller are computed
by solving a problem like (2.1). The equality constraints (2.1b) describe the model of the
plant, which is used to predict into the future. As a result, the success of a model predictive
control strategy, like any model-based control strategy, largely relies on the availability of
good models for control. These models can be obtained through first principles or through
system identification. A very important factor that has a large effect on the difficulty of
solving (2.1) is whether the model is linear or nonlinear, which results in convex or non-
convex constraints, respectively.
The inequality constraints (2.1c) describe the physical constraints on the plant. For
example, the amount of fluid that can flow through a valve providing an input for a
chemical process is limited by some quantity determined by the physical construction of
the valve and cannot be exceeded. In some other cases, the constraints describe virtual
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Figure 2.2: Block diagram describing the general structure of a control system.
limitations imposed by the plant operator or designer that should not be exceeded for
a safe operation of the plant. The presence of inequality constraints prevents one from
computing analytical solutions to (2.1) and forces one to use numerical methods such as
the ones described in Section 2.2.
The cost function (2.1a) typically penalizes deviations of the predicted trajectory from
the setpoint, as well as the amount of input action required to achieve a given tracking
performance. Deviations from the setpoints are generally penalized with quadratic terms
whereas penalties on the input commands can vary from quadratic terms to 1- and∞-norm
terms. Note that in all these cases, the problem (2.1b) can be formulated as a quadratic
program. The cost function establishes a trade-off between conflicting objectives. As an
example, a model predictive controller on an aeroplane could have the objective of steering
the aircraft along a given trajectory while minimizing fuel consumption and stress on the
wings. A formal mathematical description of the functions involved in (2.1) will be given
in Chapter 4.
The operation of a model predictive controller is illustrated in Figure 2.3. At time t a
measurement of the system’s output is taken and, if necessary, the state and disturbances
are estimated and the setpoint is recalculated. The optimization problem (2.1) is then
solved to compute open-loop optimal output and input trajectories for the future, denoted
by the solid black lines in Figure 2.3. Since there is a computational delay associated
with solving the optimization problem, the first input command is applied at the next
sampling instant t + Ts. At that time, another measurement is taken, which, due to
various uncertainties might differ from what was predicted at the previous sampling time,
hence the whole process has to be repeated at every sampling instant to provide closed-loop
stability and robustness through feedback.
Optimization-based model predictive control offers several key advantages over conven-
tional control strategies. Firstly, it allows for systematic handling of constraints. Com-
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Figure 2.3: The operation of a model predictive controller at two contiguous sampling time
instants. The solid lines represent the output trajectory and optimal control
commands predicted by the controller at a particular time instant. The shaded
lines represent the outdated trajectories and the solid green lines represent the
actual trajectory exhibited by the system and the applied control commands.
The input trajectory assumes a zero-order hold between sampling instants.
pared to control techniques that employ application-specific heuristics, which involve a lot
of hand tuning, to make sure the system’s limits are not exceeded, MPC’s systematic han-
dling of constraints can significanty reduce the development time for new applications [122].
As a consequence, the validation of the controller’s behaviour can be substantially sim-
pler. A further advantage is the possibility of specifying meaningful control objectives
directly when those objectives can be formulated in a mathematically favourable way.
Furthermore, the controller formulation allows for simple adaptability of the controller to
changes in the plant or controller objectives. In contrast to conventional controllers, which
would need to be redesigned if the control problem changes, an MPC controller would only
require changing the functions in (2.1).
The second key advantage is the potential improvement in performance from an optimal
handling of constraints. It is well known that if the optimal solution to an unconstrained
convex optimization problem is infeasible with respect to the constraints, then the solution
to the corresponding constrained problem will lie on at least one of the constraints. Unlike
conventional control methods, which avoid the system limits by operating away from the
constraints, model predictive control allows for optimal operation at the system limits,
potentially delivering extra performance gains. The performance improvement has differ-
ent consequences depending on the particular application, as we will see in the example
sections that follow.
Figure 2.3 also highlights the main limitation for implementing model predictive con-
trollers - the sampling frequency can only be set as fast as the time taken to compute the
solution to the optimization problem (2.1). Since solving these problems requires several
orders of magnitude more computations than with conventional control techniques, MPC
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has so far only enjoyed widespread adoption in systems with both very slow dynamics
(with sampling intervals in the order of seconds, minutes, or longer) and the possibil-
ity of employing powerful computing hardware. Examples of such systems arise in the
chemical process industries [139, 181]. In these industries, the use of optimization-based
control has changed industrial control practice over the last three decades and accounts
for multi-million dollar yearly savings.
Next generation MPC applications
Intuitively, the state of a plant with fast dynamics will respond faster to a disturbance,
hence a prompter reaction is needed in order to control the system effectively. The
challenge now is to extend the applicability of MPC to applications with fast dynam-
ics that can benefit from operating at the system limits, such as those encountered in
the aerospace [111, 158, 188], robotics [219], ship [69], electrical power [192], or automo-
tive [62, 154] industries. Equally challenging is the task of extending the use of MPC to
applications that, even if the sampling requirements are not in the milli- to microsecond
range, currently implement simple PID control loops due to the limitations of the available
computing hardware.
We now list several important applications areas where real-time optimization-based
control has been recently shown, in research labs, to have the potential to make a significant
difference compared to existing industrial solutions if the associated optimization problems
could be solved fast enough with the available computing resources.
• Optimal control of an industrial electric drive for medium-voltage AC motors could
reduce harmonic distortions in phase currents by 20% [73] leading to enhanced en-
ergy efficiency and reduced grid distortion, while enlarging the application scope of
existing drives.
• Optimal idle speed control of a diesel combustion engine could lead to a 5.5% im-
provement in fuel economy [48], lower emissions and enhanced drivability, while
avoiding engine stalls.
• Real-time optimization-based constrained trajectory generation for advanced driver
assistance systems could improve the smoothness of the trajectory of the vehicle on
average (maximum) by 10% (30%) [40].
• Optimal platform motion control for professional driving simulators could generate
more realistic driving feelings than with currently available techniques [143].
• Optimal control of aeroplanes with many more degrees of freedom, such as the num-
ber of flaps, ailerons or the use of smart airfoils [59], could minimize fuel consumption
and improve passenger comfort.
• Optimal trajectory control of airborne power generating kites [83,100] could minimize
energy loses under changing wind conditions.
28
• Optimal control for spacecraft rendezvous maneuvers could minimize fuel consump-
tion while avoiding obstacles and debris in the spacecraft’s path and handling other
constraints [47, 87]. Note that computing hardware in spacecraft applications has
extreme power consumption limitations.
2.1.2 Other applications
Besides feedback control, there are many emerging real-time optimal decision making
applications in various other fields. In this section we briefly discuss several of these
applications.
In signal processing, an optimization-based technique known as compressed sensing [50]
has had a major impact in recent years. In summary, the technique consists of adding an
l1 regularizing term to objective (2.1a) in the form
f(z) + w‖z‖1 ,
which has the effect of promoting sparsity in the solution vector since ‖z‖1 can be in-
terpreted as a convex relaxation of the cardinality function. The sparsity in the solution
can be tuned through weight vector w. Since the problem is convex there exist efficient
algorithms [112] based on the ones discussed in the following Section 2.2 to solve this
problem. In practical terms, these techniques allow one to reconstruct many coefficients
from a small number of observations, a situation in which classical least squares fails to
give useful information. Example applications include real-time magnetic resonance imag-
ing (MRI) where compressed sensing can enhance brain and dynamic heart imaging at
reduced scanning rates of only 20 ms while maintaining good spatial resolution [213], or
for simple inexpensive single-pixel cameras where real-time optimization could allow fast
reconstruction of low memory images and videos [55].
Real-time optimization techniques have also been proposed for audio signal processing
where optimal perception-based clipping of audio signals could improve the perceptual
audio quality by 30% compared to existing heuristic clipping techniques [45].
In the communications domain several optimization-based techniques have been pro-
posed for wireless communication networks. For example, for real-time resource allocation
in cognitive radio networks that have to accommodate different groups of users, the use
of optimization-based techniques can increase overall network throughput by 20% while
guaranteeing the quality of service for premium users [243]. Multi-antenna optimization-
based beamforming could also be used to improve the transmit and receive data rates in
future generation wireless networks [71].
Beyond signal processing applications, real-time optimization could have an impact in
future applications such as the smart recharging of electric vehicles, where the vehicle could
decide at which intensity to charge its battery to minimize energy costs while ensuring
the required final state of charge using a regularly updated forecast of energy costs, or
in next generation low cost DNA sequencing devices with optimization-based genome
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assembly [218].
2.2 Convex optimization algorithms
In this section we briefly describe different numerical methods for solving problems like (2.1)
that will be further discussed throughout the rest of this thesis.
In this thesis, we focus on convex optimization problems. This class of problems have
convex objective and constraint functions and have the important property that any local
solution is also a global solution [25]. We will focus on a subclass of convex optimization
problems known as convex quadratic programs in the form
min
z
1
2
zTHz + hT z (2.2a)
subject to Fz = f , (2.2b)
Gz ≤ g , (2.2c)
where matrix H is positive semidefinite. Note that linear programming is a special case
with H = 0.
The Lagrangian associated with problem (2.1) and its dual function are defined as
L(z, λ, ν) := f(z) +
∑
i∈E
νici(z) +
∑
i∈I
λici(z) and (2.3)
g(λ, ν) = inf
z
L(z, λ, ν) . (2.4)
where νi and λi are Lagrange multipliers giving a weight to their associated constraints.
The dual problem is defined as
maximize g(λ, ν) (2.5a)
subject to λ ≥ 0 , (2.5b)
and for problem (2.2) it is given by
max
λ,ν
1
2
zTHz + hT z + νT (Fz − f) + λT (Gz − g) (2.6a)
subject to Hz + h+ F T ν +GTλ = 0 , (2.6b)
λ ≥ 0 , (2.6c)
where one can eliminate the primal variables z using (2.6b). Since problem (2.2) is con-
vex, Slater’s constraint qualification condition holds [25] and we have f(z∗) = g(λ∗, ν∗).
Assuming that the objective and constraint functions are differentiable, which is the case
in problem (2.2), the optimal primal (z∗) and dual (λ∗, ν∗) variables have to satisfy the
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following conditions [25]
∇zL(z∗, λ∗, ν∗) := ∇f(z∗) +
∑
i∈E
νi∇ci(z∗) +
∑
i∈I
λi∇ci(z∗) = 0 , (2.7a)
ci(z
∗) = 0 , i ∈ E , (2.7b)
ci(z
∗) ≤ 0 , i ∈ I , (2.7c)
λ∗i ≥ 0 , i ∈ I , (2.7d)
λ∗i ci(z
∗) = 0 , i ∈ I , (2.7e)
which are known as the first-order optimality conditions or Karush-Kuhn-Tucker (KKT)
conditions. For convex problems these conditions are necessary and sufficient. Note
that (2.7b) and (2.7c) correspond to the feasibility conditions for the primal problem (2.2)
and (2.7a) and (2.7d) correspond to the feasibility conditions with respect to the dual
problem (2.6). Condition (2.7e) is known as complementary slackness and states that
the Lagrange multipliers λ∗i are zero unless the associated constraints are active at the
solution.
We now discuss several convex optimization algorithms that can be interpreted as meth-
ods that iteratively compute solutions to (2.7).
2.2.1 Interior-point methods
Interior-point methods generate iterates that lie strictly inside the region described by the
inequality constraints. Feasible interior-point methods start with a primal-dual feasible
initial point and maintain feasibility throughout, whereas infeasible interior-point methods
are only guaranteed to be feasible at the solution. We discuss two types, primal-dual [228]
and logarithmic-barrier [25], which are conceptually different but very similar in practical
terms.
Primal-dual methods
We can introduce slack variables s to turn the inequality constraint (2.2c) into an equality
constraint and rewrite the KKT optimality conditions as
F (z, ν, λ, s) :=

Hz + h+ F T ν +GTλ
Fz − f
Gz − g + s
ΛS1
 = 0 , (2.8)
λ, s ≥ 0 . (2.9)
where Λ and S are diagonal matrices containing the elements of λ and s, respectively, and 1
is an appropriately sized vector whose components are all one. Primal-dual interior-point
methods use Newton-like methods to solve the nonlinear equations (2.8) and use a line
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search to adjust the step length such that (2.9) remains satisfied. At each iteration k the
search direction is computed by solving a linear system of the form
H F T GT 0
F 0 0 0
G 0 0 I
0 0 Sk Λk


∆zk
∆νk
∆λk
∆sk
 = −

Hzk + h+ F
T νk +G
Tλk
Fzk − f
Gzk − g + sk
ΛkSk1− τk1
 := −

rzk
rνk
rλk
rsk
 ,
(2.10)
where τk is the barrier parameter, which governs the progress of the interior-point method
and converges to zero. The barrier parameter is typically set to σkµk where
µk :=
λTk sk
|I| (2.11)
is a measure of suboptimality known as the duality gap.
Note that solving (2.10) does not give a pure Newton search direction due to the presence
of τk. The parameter σk, known as the centrality parameter, is a number between zero
and one that modifies the last equation to push the iterates towards the centre of the
feasible region and prevent small steps being taken when the iterates are close to the
boundaries of the feasible region. The weight of the centrality parameter decreases as the
iterates approach the solution (as the duality gap decreases). Several choices for updating
σk give rise to different primal-dual interior-point methods. A popular variant known
as Mehrotra’s predictor-corrector method [148] is used in most interior-point quadratic
programming software packages [49, 72, 146]. For more information on the role of the
centrality parameter see [228].
The main computational task in interior-point methods is solving the linear systems (2.10).
An important point to note is that only the bottom block row of the matrix is a function
of the current iterate, a fact which can be exploited when solving the linear system. The
so called unreduced system of (2.10) has a non-symmetric indefinite KKT matrix, which
we denote with K4. However, the matrix can be easily symmetrized using the following
diagonal similarity transformation [66]
D =

I 0 0 0
0 I 0 0
0 0 I 0
0 0 0 S
1
2
k
 , Kˆ4 := D−1K3D =

H F T GT 0
F 0 0 0
G 0 0 S
1
2
k
0 0 S
1
2
k Λk
 . (2.12)
One can also eliminate ∆s from (2.10) to obtain the, also symmetric, augmented system
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given by  H F
T GT
F 0 0
G 0 −Wk

 ∆zk∆νk
∆λk
 = −
 r
z
k
rνk
rλk − Λ−1rsk
 , (2.13)
where W := Λ−1S and
∆sk = −Λ−1rsk −Wk∆λk . (2.14)
Since the matrix in (2.13) is still indefinite and the block structure lends itself well to
further reduction, it is common practice to eliminate ∆λ to obtain the saddle-point system
given by[
H +GTW−1k G F
T
F 0
][
∆zk
∆νk
]
= −
[
rzk +G
T
(−S−1rsk +W−1k rλk)
Fzk − f
]
, (2.15)
where
∆λk = −S−1rsk +W−1k rλk +W−1k G∆zk . (2.16)
This formulation is used in many software packages [29,72,146]. Other solvers [49] perform
an extra reduction step to obtain a positive semidefinite system known as the normal
equations
F
(
H +GTW−1k G
)−1
F T = F
(
H +GTW−1k G
)−1 (−rzk +GT (−S−1rsk +W−1k rλk))+ rνk
with
∆zk =
(
H +GTW−1k G
)−1 (−rzk +GT (−S−1rsk +W−1k rλk)− F T∆νk) . (2.17)
Employing this formulation allows one to use more robust linear system solvers, however,
it requires computing
(
H +GTW−1k G
)−1
in order to form the linear system, which is
potentially problematic when
(
H +GTW−1k G
)
is ill-conditioned.
Barrier methods
The main idea in a logarithmic barrier interior-point method is to remove the inequality
constraints by adding penalty functions in the cost function that are only defined in the
interior of the feasible region. For instance, instead of solving problem (2.2) we solve
min
z
1
2
zTHz + hT z − τ1T ln(Gz − g) (2.18a)
subject to Fz = f , (2.18b)
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where τ is again the barrier parameter and ln() is the natural logarithm applied component-
wise. Of course, the solution to problem (2.18) is only optimal with respect to (2.2) when
τ goes to zero. However, problem (2.18) is harder to solve for smaller values of τ , so the
algorithm solves a sequence of problems like (2.18) with decreasing τ , each initialised with
the previous solution.
In this case, after eliminating ∆λ the Newton search direction is given by[
H − τGTQ−2G F T
F 0
][
∆zk
∆νk
]
= −
[
Hzk + h+ F
T νk − τGTQ−1k 1
Fzk − f
]
, (2.19)
where Q := diag(Gz − g). Observe that (2.19) has the same structure as (2.15). If we use
slack variables in the formulation (2.18), the KKT conditions become
F (z, ν, λ, s) :=

Hz + h+ F T ν +GTλ
Fz − f
Gz − g + s
ΛS1− 1τ
 = 0 , (2.20)
λ, s ≥ 0 , (2.21)
which is the same as the modified KKT conditions used in primal-dual methods, high-
lighting the similarity in the role of the barrier parameter and centrality parameters in
the two types of interior-point methods.
2.2.2 Active-set methods
Active-set methods [166] will not be discussed in the remainder of this thesis, however, we
include a brief discussion here for completeness.
These methods find the solution to the KKT conditions by solving several equality
constrained problems using Newton’s method. The equality constrained problems are
generated by estimating the active set
A(z∗) := {i ∈ I : ci(z∗) = 0} , (2.22)
i.e. the constraints that are active at the solution, enforcing them as equalities, and
ignoring the inactive ones. Once the active set is known, the solution can be obtained by
solving a single Newton problem, so the major difficulty is in determining the active-set.
The running estimate of the active set, known as the working set, is updated when:
• the full Newton step cannot be taken because some constraints become violated,
then the first constraints to be violated are added to the working set,
• the current iterate minimizes the cost function over the working set but some La-
grange multipliers are negative, then the associated constraints are removed from
the working set.
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The method terminates when the current iterate minimizes the cost function over the
working set and all Lagrange multipliers associated with constraints in the working set
are non-negative.
Active-set methods tend to be the method of choice for oﬄine solution of small to
medium scale quadratic programs since they often require a small number of iterations,
especially if a good estimate of the active-set is available to start with. However, their
theoretical properties are not ideal since, in the worst case, active-set methods have a
computational complexity that grows exponentially in the number of constraints. This
makes their use problematic in applications that need high reliability and predictability.
For software packages based on active-set methods, refer to [61].
2.2.3 First-order methods
In this section we discuss several methods that, unlike interior-point or active-set meth-
ods, only use first-order gradient information to solve constrained optimization problems.
While interior-point methods typically require few expensive iterations that involve solv-
ing linear equations, first order methods require many more iterations that involve, in
certain important cases, only simple operations. Although these methods only exhibit
linear convergence, compared to quadratic convergence for Newton-based methods, it is
possible to derive practical bounds for determining the number of iterations required to
achieve a certain suboptimality gap, which is important for certifying the behaviour of the
solver. However, unlike with Newton-based methods, the convergence is greatly affected
by the conditioning of the problem, which restricts their use in practice.
A further limitation is the requirement on the convex set defined by the inequality
constraints, denoted here by K, to be simple. By simple we mean that the Euclidean
projection defined as
piK(zk) := arg min
z∈K
‖z − zk‖2 (2.23)
is easy to compute. Examples of such sets include the 1- and ∞-norm boxes, cones and
2-norm balls. For general polyhedral constraints solving (2.23) is as complex as solving a
quadratic program. Since this operation is required at every iteration, it is only practical
to use these methods for problems with simple sets.
Primal accelerated gradient methods
We first discuss primal first-order methods for solving inequality constrained problems of
the type
min
z∈K
f(z) , (2.24)
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constrained within the interval (−0.8, 0.8).
where f(z) is strongly convex on set K, i.e. there exist a constant µ > 0 such that
f(z) ≥ f(y) +∇f(y)T (z − y) + µ
2
‖z − y‖2 , ∀z, y ∈ K ,
and its gradient is Lipschitz continuous with Lipschitz constant L. The simplest method
is a variation of gradient descent for constrained optimization known as the projected
gradient method [15] where the solution is updated according to
zk+1 := piK
(
zk − 1
L
∇f(zk)
)
, (2.25)
As with gradient descent, the projected gradient method often converges very slowly when
the problem is not well-conditioned. There is a variation due to Nesterov, known as the
fast or accelerated gradient method [164], which loses the monotonicity property, i.e.
f(zk+1) ≤ f(zk) does not hold for all k, but significantly reduces the dependence on
the conditioning of the problem, as illustrated in Figure 2.4. The iterates are updated
according to
zk+1 := piK
(
yk − 1
L
∇f(yk)
)
, (2.26)
yk+1 := zk + βk(zk+1 − zk) , (2.27)
where different choices of βk lead to different variants of the method.
Both methods can be interpreted as two connected dynamical systems, as shown in
Figure 2.5, where the solution to the optimization problem is a steady-state value of
the overall system. The nonlinear system is memoryless and implements the projection
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Figure 2.5: System theory framework for first-order methods.
operation. For a quadratic cost function like (2.2a), the output of the linear dynamical
system, say tk, is a simple gain for the projected gradient method
tk = (I − 1
L
H)zk − 1
L
h , (2.28)
and a 2-tap low-pass finite impulse response (FIR) filter for the fast gradient method
tk = (I − 1
L
H)βkzk + (I − 1
L
H)(1− βk)zk−1 − 1
L
h . (2.29)
Even though it has been proven that it is not possible to derive a method that uses
only first-order information and has better theoretical convergence bounds than the fast
gradient method [165], in certain cases one can obtain faster practical convergence by
using different filters in place of the linear dynamical system in Figure 2.5 [54].
Augmented Lagrangians
In the presence of equality constraints, in order to be able to apply first-order methods
one has to solve the dual problem via Lagrange relaxation of the equality constraints
sup
ν
g(ν) := min
z∈K
f(z) +
∑
i∈E
νici(z) . (2.30)
For both projected gradient and fast gradient methods one has to compute the gradient
of the dual function, which is itself an optimization problem
∇g(ν) = c(z∗(ν)) (2.31)
where
z∗(ν) := arg min
z∈K
f(z) +
∑
i∈E
νici(z) . (2.32)
When the objective function is separable, i.e. f(z) := f1(z1) + f2(z2) + f3(z3) + . . ., the
inner problem (2.32) is also separable since ci(z) is an affine function, hence one can solve
several independent smaller optimization problems to compute the gradient (2.31). This
procedure, which will be discussed again in Chapter 7, is sometimes referred to as dual
37
−3 −2 −1 0 1 2−1.5
−1
−0.5
0
0.5
ν
g
(ν
)
−3 −2 −1 0 1 2
−0.6
−0.5
−0.4
−0.3
−0.2
−0.1
0
0.1
ν
g
(ν
)
Figure 2.6: Dual and augmented dual functions for a toy problem
with H =
 0.85 0.76 0.680.76 1.46 1.14
0.68 1.14 0.94
, h = [0.19 0.08 0.74], F = [0.44 0.16 0.88],
f = 0.27, with all variables constrained in the interval (−0.29, 0.29) and
optimal Lagrange multiplier ν∗ = −0.94. For the augmented dual function
ρ = 2.
decomposition in the distributed optimization literature [41].
However, gradient-based methods for solving problem (2.30) typically exhibit very slow
convergence because g(ν) is not necessarily strongly concave, as shown in Figure 2.6. In
order to overcome this problem one can add a quadratic regularizing term to form the
so-called augmented Lagrangian [94,180] and, instead, solve the following problem
sup
ν
g(ν) := min
z∈K
f(z) +
∑
i∈E
νici(z) +
ρ
2
∑
i∈E
c2i (z) .
However, this renders the inner minimization problem for the computation of the gradient
of the dual function non-separable, even if the objective function is separable, since c2i (z)
couples variables together. As a consequence, it can no longer be solved in a parallel or
distributed manner.
Alternating directions method of multipliers (ADMM)
The motivation behind ADMM [68, 75] is to keep the good robustness properties of the
augmented Lagrangian method but still be able to solve the subproblems in a distributed
fashion. The method works by splitting the variables into several groups and solving the
problem
sup
ν
g(ν) := min
z1∈K1,z2∈K2
f1(z1) + f2(z2) +
∑
i∈E
νici(z1, z2) +
ρ
2
∑
i∈E
c2i (z1, z2) .
Note that while we have split the variables into two groups for clarity of presentation, it
is possible to split the original variables into an arbitrary number of groups. Of course,
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depending on the specific problem, there will be many different possible splittings that
will result in different methods. The ADMM steps for computing the gradient of the dual
function and taking a step in the direction of the gradient are given by
z1,k+1 := arg min
z∈K1
f1(z) + f2(z2,k) +
∑
i∈E
νi,kci(z, z2,k) +
ρ
2
∑
i∈E
c2i (z, z2,k) , (2.33)
z2,k+1 := arg min
z∈K2
f1(z1,k+1) + f2(z) +
∑
i∈E
νi,kci(z1,k+1, z) +
ρ
2
∑
i∈E
c2i (z1,k+1, z) , (2.34)
νk+1 := νk + ρc(z1,k+1, z2,k+1) ∼ νk + ρ∇g(ν) . (2.35)
Note that z2 and z1 are constant in steps (2.33) and (2.34), respectively, so there is no
coupling between z1 and z2 despite the augmenting regularizing term.
2.3 The need for efficient computing
Model predictive control requires solving a problem like (2.1) to determine the control
actions to be applied to the plant at every sampling instant. For certain problem for-
mulations it is possible to precompute the solution map oﬄine explicitly in the form of
a piecewise affine function [13], i.e. if p is the parameter that changes between problem
instances, the optimal solution is given by
z∗ =

g1(p) , ∀p ∈ P1 ,
g2(p) , ∀p ∈ P2 ,
...
gN (p) , ∀p ∈ PN ,
(2.36)
where all functions g are affine, N is the number of pieces in the solution map, and P1∪P2∪
. . . ∪ PN = P, the parameter space. This approach is referred to as explicit MPC. Online
implementation is reduced to determining the set to which p belongs to and evaluating an
affine function. There have been several efforts to integrate the design of explicit control
algorithms and embedded circuits that have further increased the efficiency in performing
this operation [35, 179]. However, this approach is only practical for parameters of low
dimensionality, say smaller than four. For larger problems, the number of pieces necessary
to describe the control law (2.36) increases very quickly making the approach impractical,
mainly due to prohibitive memory requirements, forcing a return to solving (2.1) via online
numerical optimization methods like the ones described in Section 2.2.
The goal of extending the use of optimal decision making, and model predictive control
in particular, to systems requiring faster decision updates and systems that are restricted
to employing low capability computing hardware relies on improving the computational
efficiency of online solutions for problem (2.1). By improving the computational efficiency
we mean extracting more useful computing performance out of a fixed amount of logic or
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computing resource. The latest trends in CMOS technology (see Chapter 3) suggest that
improvements in computing efficiency purely from integrated circuit fabrication technology
will not be enough for some potential optimal decision making applications.
There are many complementary approaches for improving the computational efficiency.
Most techniques in the embedded optimization literature approach the problem by reduc-
ing the operation count by means of more efficient algorithms and algorithm modifications.
Some of these techniques include warm-starting, where the solver is initialized with the
solution to the previous instance with the goal of improving the convergence based on
the observation that contiguous optimization problems will be very similar (especially if
the sampling rate is high and the process dynamics are slow). Other techniques, like the
truncated Newton method [160], can achieve a reduction in complexity by reducing the
accuracy required in the first interior-point iterations when the iterate is far from the
optimal solution. In a similar spirit, the Levenberg-Marquart method [144] starts with a
low complexity first-order method and switches to a more complex second-order method
once inside the quadratic convergence region, a property that can be easily checked.
This work is independent of the computing technology. In line with this work, in this
thesis we have approached the problem of deciding how to formulate a model predictive
control problem as a mathematical optimization problem to reduce the computational
count for solving it regardless of the optimization method and computational platform
used. This is the subject of Chapter 4.
However, the remaining topics in this thesis are motivated by the potential synergies
that can be obtained by designing the optimization algorithms and computing hardware
simultaneously. A potential approach to improving the computing efficiency is to work
with suboptimal solutions and study the behaviour of the process when driven by sub-
optimal decisions. This approach has been mentioned in the literature in the context of
reducing the computation count through early termination of the algorithms [222], how-
ever, a more general question that exposes more degrees of freedom and can deliver greater
efficiency gains is whether the knowledge about the behaviour of a process under subop-
timal decisions can be used to decide the form that the computing hardware should take
given an error tolerance at the solution. This point is briefly addressed in Chapter 6 with
an empirical study that indicates the potential efficiency improvements that could arise
from further study in this area.
Given the current trends in computing hardware towards parallel architectures, a clear
way for improving the computing efficiency is to study the parallelization opportunities
in existing optimization methods and develop new algorithms that can better exploit this
relatively new computing paradigm. In Chapters 5 and 6 we study custom computing
architectures for maximizing the computing efficiency when implementing interior-point
methods and several first-order methods in a parallel fashion. In order to best exploit the
characteristics of these parallel architectures and improve the computing efficiency further,
several tailored high-level model predictive control algorithms are proposed in Chapter 7.
Another approach to achieve efficiency gains is through the use of more efficient arith-
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metic. In Chapter 8 we propose algorithm modifications that allow one to solve problems
that have traditionally been considered floating-point problems using significantly more
efficient fixed-point arithmetic. These problems lie at the heart of popular optimization
algorithms such as interior-point and active-set methods, but there is still room for further
efficiency gains by extending this approach to the entire algorithm.
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3 Computing Technology Spectrum
Since the birth of modern computing there has been a continuous sequence of fabrication
and architectural innovations that have led to an exponential improvement in absolute
computing performance, defined as
operations
second
:=
cycles
second
× operations
cycle
. (3.1)
For potential embedded resource-constrained optimal decision making applications, (3.1)
is not the only important figure of merit. The cost, or how well the resources available
are being used to achieve a certain level of performance, and the timing predictability
are also key factors. Since these two factors depend to a great extent on a good match
between algorithm and computing platform, in this chapter our goal is to develop an un-
derstanding of the architectural characteristics that make a computing machine efficient
for performing certain tasks. This will help to co-design machines and algorithms for
improving the computational efficiency when solving optimal decision making problems.
We will also describe the hardware and software features that affect our capability for
accurately predicting timing.
3.1 Technology trends
In this section we focus on the most common computing platform, the general-purpose
microprocessor. Its advantages and disadvantages are discussed to explain the existence
of alternative computing technologies that deviate from the mainstream. We examine
the reasons for the current state of technology to anticipate the direction that computing
technology is likely to follow and help shape the development of optimization algorithms
that are better suited for future computing platforms.
3.1.1 The general-purpose microprocessor
Since Robert Noyce, co-founder of Intel, invented the silicon integrated circuit in 1959 [167]
the rate of progress in the capabilities of computing machinery has been incredible. Gordon
Moore, the other co-founder of Intel, famously predicted that the amount of transistors in
a given amount of silicon would double approximately every 18 months [152]. This rate of
growth in transistor density, which still holds today, has been sustained over the years with
continuous innovations in integrated circuit manufacturing that have led to increasingly
faster and smaller transistors.
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Until very recently the trend has been to use the faster switching transistors to boost
clock frequencies and use the excess in transistors to devise hardware architectures to
make a sequential set of instructions execute faster and faster. The simplicity of the
sequential programming model allowed for an efficient high-level programming abstraction
that increased the productivity of a large base of software developers. This led to great
progress in software for sequential machines that in turn spurred further investment into
sequential hardware that could support further progress in software capabilities. For the
great majority of applications, there was little incentive to think outside of the sequential
programming model since the vigorous progress in sequential hardware meant that if the
computing performance required for the next generation of applications was not already
available, it would certainly be available in the near future.
The dominant microarchitecture for general-purpose computing has been the x86 in-
struction set architecture first realized in the 16-bit Intel 8086 in 1978. A slightly modified
version was used in the first IBM personal computer and since then there have been 32-bit
versions first introduced in the Intel 80386 in 1985 and 64-bit versions appearing recently.
The main suppliers of x86-based processors are currently Intel and AMD and their devices
power most desktop workstations, personal portable computers and servers.
In the remainder of this section we give an overview of the main techniques that have
been used over the years in x86-based machines to improve the computing performance, as
described by (3.1), with the goal of explaining the relatively low computational efficiency
of these machines and their limitations for providing predictable execution times.
Instruction pipeline
A sequential machine has to perform several tasks to complete one instruction. In gen-
eral, these tasks involve fetching an instruction from the instruction memory, decoding it,
executing it, storing the result in memory and updating the local registers. Each of these
tasks is handled by a separate hardware block. In digital designs the clock frequency is
determined by the longest delay between two latches, where a latch is a device that holds
its output value constant within one clock cycle. A common technique to increase the
clock frequency in microprocessor design is to insert several latches between the different
hardware blocks required to execute one instruction. This increases the overall signal delay
(or latency) for executing each instruction but it allows each hardware block to operate on
a different instruction at each clock cycle, as illustrated in Figure 3.1, potentially achieving
a throughput of one instruction per cycle.
Figure 3.1 represents a very simple scenario. Modern x86-based machines have sig-
nificantly more complex instructions and are pipelined more aggressively to minimize
inter-latch signal delays and maximize the clock frequency. For instance, the Intel Xeon
processor found in high-end desktop machines and servers has a 31-stage pipeline.
In order to achieve a throughput of one instruction per cycle it is necessary for the se-
quence of instructions to be independent. The deeper the pipeline, the more independent
instructions that are needed to sustain maximum throughput. In x86-based machines, the
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Figure 3.1: Ideal instruction pipeline execution with five instructions (A to E). Time pro-
gresses from left to right and each vertical block represents one clock cycle. F,
D, E, M and W stand for instruction fetching, instruction decoding, execution,
memory storage and register writeback, respectively.
approach to exploit the so-called instruction level parallelism (ILP) in sequential software
has been to use more transistors to (modestly) increase the number of useful instruction
per cycle. For instance, with respect to Figure 3.1, if one of the operands of instruction B
depends on the result to instruction A, one can either insert no operation (idle) instruc-
tions to avoid operating on the wrong data, or have a hardware block that re-schedules
operations on-the-fly to allow for out-of-order execution and reduce the number of idle
operations that have to be introduced to preserve correctness [92]. While this strategy
can increase sequential performance at the cost of extra transistors, aggressive online in-
struction scheduling severely hinders our capability for accurately predicting timing [121].
A further problem arises when the sequential code has conditional statements. In this
case, when a branching instruction is taken, all of the instructions in the pipeline have
to be discarded. The longer the pipeline the greater the overhead associated with this
operation. Again, the approach in x86-based machines has been to use more transistors
to compute execution statistics on-the-fly to speculate [103] on the chances of a partic-
ular branch being taken and schedule instructions accordingly [79]. This strategy adds
further timing uncertainty. It should be noted that timing uncertainty is acceptable in
general-purpose computing since timing only matters in an aggregate sense.
Hyperthreading [145] (as it is referred to by Intel) is another strategy with a smaller
transistor footprint that has been used to exploit ILP in sequential software. In this case,
several independent threads or programs are executed on the same instruction pipeline in a
time multiplexed fashion. While this can increase the chances of having more independent
instructions available to avoid stalling the pipeline, it can also cause contention on the
scarce local memory resources, which can lead to slower overall execution. Superscalar
microprocessor architectures [110] have several arithmetic units for the execution stage
and have an extra hardware block that analyses the incoming instruction sequence on-the-
fly and dispatches instructions for parallel execution whenever possible. Both superscalar
and hyperthreading affect the timing predictability.
Another approach to increase the number of instructions per cycle has come through
x86 instruction extensions [56] that allow the same operation to be applied to multiple
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Figure 3.2: Memory hierarchy in a microprocessor system showing on- and off-chip
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data simultaneously when the pieces of data are smaller than the register word-length.
This is known as single instruction multiple data parallelism [64]. These extensions, first
introduced as MMX in the 1996 Intel Pentium and called SSE in subsequent revisions,
were devised for improving the performance of emerging Internet multimedia applications
that involved a lot of similar operations on small data.
Memory hierarchy
Programs need memory to store intermediate results. The trade-off between memory ac-
cess times and cost has driven the way memory is organized in a computing system. The
memory subsystem consists of a hierarchy of memories, as illustrated by Figure 3.2, where
expensive fast memory, used to store data that is being used often, is placed closer to the
arithmetic units to minimize the time wasted transferring data. Since the cost of imple-
menting and operating memories increases with memory speed, the memory hierarchy is
designed to have memories of increasing size with the distance from the processing unit.
Magnetic disk can store a large amount of data inexpensively but access times are in
the order of hundreds of clock cycles, while access times for DRAM (dynamic RAM) are
typically between 50 and 100 cycles. More expensive SRAM (static RAM) can be used
to buffer data on-chip and reduce access times to less than 10 cycles. Registers, typically
implemented using flip-flops, are next to the arithmetic unit and their access time is one
cycle, hence compilers optimize programs in order to perform operations using registers as
often as possible. Unfortunately, the amount of registers is limited by the number of bits
needed to address them, which account for most of the available bits in an instruction.
On-chip memories can take different forms depending on the computing platform. Spe-
cific locations in scratchpad memories [10] can be explicitly addressed in software giving
greater control and predictability but adding complexity to the programming task. On
the contrary, cache memories [205] store a duplicate of a section of main memory and
are generally hardware controlled. x86-based machines use cache memories because they
allow to abstract away the memory hierarchy and present it to the programmer as a
linear address space. This simplifies the programming task significantly but introduces
timing uncertainty since cache misses (when the data to be addressed is not present in the
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Figure 3.3: Intel Pentium processor floorplan with highlighted floating-point unit (FPU).
Diagram taken from [65].
cache) have a major impact on performance and cannot be easily predicted. In fact, the
performance has become so dependent on optimal cache utilization that the use of highly
optimized libraries such as LAPACK [5] (linear algebra package) are essential for achieving
high performance for scientific computations that operate on data that cannot fit inside
the processor cache. The trend in x86-base machines has been to use more transistors to
continuously increase cache sizes to minimise the chance of cache misses, reaching a point
where it is not uncommon for cache to account for more than 50% of the transistors in a
modern general-purpose microprocessor.
x86 is not well suited for our needs
The philosophy that has driven architectural decisions in x86-based machines has been
to simplify the task for the software programmer as much as possible and use shrinking
transistor sizes to employ a larger amount of transistors to increase the utilization of the
execution pipeline. This has led to the introduction of caches that transfer more data than
necessary and burn more power, and the use of extra hardware blocks to perform spec-
ulation for exploiting ILP. While these techniques undoubtedly improve the performance
of a single thread, the large resource overheads lead to significantly lower performance
per Watt [177], which is already a key factor for many resource constrained embedded
applications and will be a key factor for future progress in all computing machines (see
next section). In fact, the proportion of logic dedicated to computation in modern general-
purpose microprocessors has dipped below 15%, as shown in Figure 3.3. Furthermore, all
the mentioned techniques add execution uncertainty, which is problematic for designing
systems with real-time deadlines.
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3.1.2 CMOS technology limitations
Operating transistors consumes electrical energy, which is converted into heat energy.
The generated heat has to be dissipated fast enough to avoid several problems. Firstly,
transistors exposed to high temperatures degrade faster and have greater resistance, both
factors affecting the achievable clock speeds. In the worst case, the degradation can lead
to premature chip failure. Secondly, when the heat energy to be dissipated goes above a
certain threshold, additional cooling mechanisms, such as fans, are required to keep the
temperature within a safe operating interval. These cooling mechanisms take up valuable
space in embedded applications and the energy cost of operating them can be a significant
fraction of the cost of operating large computing installations such as data centers. In
addition, the functionality of embedded devices that run on batteries is directly dependent
on the amount of electrical power used by the chip.
In the early days of integrated circuit manufacturing, CMOS (complementary MOS-
FET) technology won over bipolar and NMOS technology precisely due to its favourable
power characteristics. In theory, CMOS devices only consume power when switching. The
average power density in CMOS integrated circuits is given by
power density = dteofcvs ,
where dt is the transistor density, eo is the switching energy, fc is the clock frequency and
vs is the supply voltage. In the past, continuously decreasing transistor feature sizes, κ,
led to:
• increasing transistor density by a factor of κ2,
• reduction in the energy per switching operation by a factor of 1κ due to a reduction
in parasitic capacitance,
• increasing clock frequency by a factor of κ due to decreasing signal delays,
• decreasing supply voltage by a factor of 1
κ2
due to a reduction in MOSFET threshold
voltage.
While these trends were maintained, decreasing feature sizes meant faster chips with more
resources while the power envelope was kept constant. However, the limitations of CMOS
technology have recently affected the last trend in our list. CMOS transistors are not
perfect switches, hence they leak current even when they are turned off. This phenomenon
worsens as the threshold voltage decreases, limiting the possibility of reducing the supply
voltage indefinitely. For feature sizes below 90nm, leakage currents have had a non-
negligible effect on the total chip power. In fact, transistors are so leaky in a current
microprocessor that some chips can consume 50 watts of power while standing still [33].
In the latest microprocessor generations, it has only been possible to decrease the supply
voltage by a factor of 1κ or less, hence the clock frequency has had to be kept constant or
even reduced to keep the power density in the chip within a safe operating interval.
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As a result, power consumption is the main factor limiting the performance of the
sequential general-purpose microprocessor [156]. While, even if still distant, new tech-
nologies such as carbon nanotubes could help to overcome the limits of CMOS technology,
these new technologies will also have their own power limitations, hence power efficiency
will be a key factor for future progress in computing machinery [67], both for embedded
and high-performance computing.
3.1.3 Sequential and parallel computing
Even though processor clock frequencies have stopped scaling as a result of the so-called
power wall, Moore’s trend is still applying and the transistor density of new integrated
circuits continues to increase at almost the same rate as before. Consequently, the focus
for acceleration and performance improvement has shifted towards parallelism [8]. In
the general-purpose domain, the general approach has been to design multicore chips
consisting of two or more microprocessors in the same die attached to a shared memory
bus. Shared caches in multicore processors can make timing even more unpredictable
since programs being executed on one core can trigger cache misses on another program.
A further problem for multicore general-purpose computing is that old software, even if
compatible, cannot be easily parallelized to run efficiently on these new parallel machines,
hence a new programming model is necessary for efficient use. Since the rise of the x86
architecture was mainly based on a simple programming abstraction and the fact that the
same code kept running faster and faster on new machines, this paradigm shift poses a
considerable threat to the conventional microprocessor business model going forward.
Besides multicore, parallel computing presents other additional fundamental challenges.
A non-obvious requirement for an application to have acceleration potential through par-
allel computing is that it should be compute bound, i.e. the ratio between arithmetic
operations and I/O operations should be greater than one. If an application is I/O bound,
it means that the performance will be limited by how fast data can be transferred in and
out of a chip regardless of the amount of parallelisation employed. An example I/O bound
application is the matrix-vector multiplication Ax, where A ∈ Rn×n and x ∈ Rn. In
this case, there are n2 + 2n I/O operations and n(2n + 1) compute operations for each
matrix-vector multiplication, hence, even if the operation offers many parallelisation op-
portunities, if all the data has to be loaded every time from memory, the performance
will be limited by the memory bandwidth of the machine. In general, memory bandwidth
is growing significantly slower than computational capabilities. In fact, it is fundamen-
tally limited by the number of pins one can have in an integrated circuit. Fortunately, in
model predictive control, if all the problem data can be stored using on-chip memories, the
amount of I/O is significantly smaller than the arithmetic requirements. Hence, being able
to store all problem data using on-chip memories is of crucial importance for accelerating
predictive control applications in parallel hardware [106].
Needless to say, an application has to have enough inherent parallelism for it to be
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accelerated on a parallel machine. In order to determine the potential speed-up the key
characteristic is the proportion of the application that has sequential dependencies, and
the proportion of operations that are independent, P . Amdahl’s law [4] states that the
potential acceleration with R parallel resources, assuming enough memory bandwidth is
available and instantaneous parallel execution, is given by
1
(1− P ) + PR
.
This means that if an application has 25% of sequential code, even with an infinite amount
of parallel resources, the speed-up will never be larger than 4x. Under the outlook of cheap
transistors in the future, it is not clear that the absolute number of operations required
to implement an algorithm will be important anymore. Rather, algorithms with smaller
data dependencies will execute faster even if they are slower on a traditional sequential
machine. This point should be considered for the development of new algorithms for
optimal decision making too.
Amdahl’s law presents a theoretical upper bound for potential acceleration, but in mul-
ticore general-purpose computing the situation is far from this ideal bound. Even if an
application has very few sequential dependencies, the performance with an increasing
number of cores does not follow Amdahl’s law, mainly due to contention on the mem-
ory resources between parallel threads, and the need for synchronizing different threads
with unpredictable timing before returning control to the sequential parts of the applica-
tion [204]. This often leads to poor computational efficiency.
3.1.4 General-purpose and custom computing
A way to overcome the low efficiency problem is through specialisation of the computing
hardware to a specific task. The architecture variety for general-purpose computing is
very limited. The computing hardware found in your desktop machine has to be able
to handle tasks such as running an operating system, word processing, video encoding,
sending emails or solving systems of linear equations. General-purpose hardware trades
resource efficiency for the ability to carry out many different tasks with very different
computing patterns. Throughout this chapter we have gone through the main sources of
inefficiencies.
For some classes of applications, such as digital filtering or graphics rendering, there
exists domain-specific hardware that can handle the computing patterns found in that
particular class more efficiently than a general-purpose machine (see Section 3.2). These
computing architectures are also software-programmable to provide some generality. For
example, there are many algorithms for processing audio signals but the computing pat-
terns are similar in most of them.
The highest level of customisability is achieved by hardwiring a particular algorithm
directly in silicon. This approach offers limited or no software-programmability and its
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exponents mantissa
Figure 3.4: Floating-point data format. Single precision has an 8-bit exponent and a 23-bit
mantissa. Double precision has an 11-bit exponent and a 52-bit mantissa.
main benefit is predictability and the ability to control execution. By designing a custom
computing datapath and a custom memory subsystem to match that datapath, it is possi-
ble to provide just the necessary memory bandwidth to keep the arithmetic units busy all
the time, avoid or minimize contention on the compute and memory resources, perfectly
synchronise independent computations, and achieve high computational efficiency. In ad-
dition, since the circuit is designed for executing only one algorithm one can completely
avoid having redundant speculative circuits burning power unnecessarily.
Number representation
When designing a custom computing architecture for a particular application, the designer
is free to decide how to represent data. This choice has a large impact on the amount of
resources needed to store and perform arithmetic operations on that data. As a result, the
extractable parallelism for a fixed silicon budget is dependent on the format and precision
used to represent numbers, meaning that in order to maximise the computational efficiency
it is important to use a minimal representation for the specific algorithm to behave in a
numerically reliable way or for the output to meet the accuracy specifications of the
application.
In general-purpose hardware the use of power-hungry 64-bit double precision floating-
point units is ubiquitous due to the need to serve many different applications. A floating-
point number is represented as
s× 2bias−e × 1.m
where s is the sign bit, e is the exponent and m is the mantissa, which lies in the in-
terval [0, 1). The different fields are concatenated in a bit string as shown in Figure 3.4.
This format allows one to represent a very wide range of numbers with a small number
of bits, which is necessary for a general-purpose computer that has to handle different
applications with unknown data ranges. Also in this case, generality leads to inefficient
resource use. For example, a floating-point addition requires mantissa alignment according
to the difference in the exponents of both operands and denormalisation before and after
the core mantissa addition. As a result, a floating-point adder, such as the one shown in
Figure 3.5, consists mostly of hardware blocks that are not performing mantissa addition.
These use additional resources and increase computational delays.
If there exists available information about the range of the data that the computer
will be operating on, one can either use a custom floating-point data format in order to
minimise the hardware overhead, or use a fixed-point data format that only consists of
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Floating-point multiplications require a number of stages besides the multipli-
cation of the mantissas and the addition of exponents. These stages include the
normalization, rounding, and re-normalization of the mantissa, if necessary [3].
In the case of floating-point additions two initial stages are required, one to
detect which exponent is the highest, and another to align the mantissa of the
lowest number to the same magnitude of the larger number. These stages are
illustrated in Fig. 2.
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Fig. 2. Floating-point multiplier and adder diagrams showing the alignment stage in
the adder and the normalization, rounding and re-normalization stages on both oper-
ations. FLO represents “finding leading one”.
Floating-point arithmetic defined by the IEEE 754 standard [3] applies to atomic
scalar operations, not to composite computations such as dot-product. As such,
because of the non-associativity of floating-point addition, re-ordering of operands
changes roundo↵ error. Thus we should see floating-point realizations of dot-
products as producing a “family” of possible arithmetic accuracies rather than
one single accuracy. Our scheme aims to be indistinguishable from this family un-
der an appropriate measure of accuracy, while out-performing a straight-forward
floating-point core based implementation.
In the fully parallelized and deeply pipeline dot-product circuit depicted in
Fig. 1, where each floating-point operation output is connected to an adder
input, there is a recurrent connection between a normalization, rounding and
re-normalization circuit and a mantissa alignment circuitry. This recurrent logic
Figure 3.5: Components of a floating-point adder. FLO stands for finding leading one.
Mantissa addition occurs only in the 2’s complement adder block. Figure
taken from [137].
integer fraction
Figure 3.6: Fixed-point data format. An imaginary binary point, which has to be taken
into account by the programmer, lies between the integer and fraction fields.
the core arithmetic operation and has no hardware overhead. The fixed-point data format
is illustrated in Figure 3.6. In this case, arithmetic units are the same as for integer
arithmetic. This makes the circuitry much simpler and efficient, however, it introduces
new design challenges that will be addressed throughout this thesis in the context of
optimization solvers.
For applications dominated by multiplications and divisions, a logarithmic number sys-
tem that converts these complex operations into hardware-simple additions and subtrac-
tions can be an appropriate choice, whereas for applications that have to be especially
careful about rounding, e.g. some financial applications, a decimal instead of binary rep-
resentation is mandatory.
3.2 Alternative platforms
In the previous section we have described the technical and economic reasons for the
rise of the x86 instruction set architecture for general-purposed computing and we have
analyzed the causes for its low computational efficiency and the difficulties it introduces
for accurately predicting timing. We also saw how the limitations in CMOS technology
have affected microprocessor design in recent years and how these changes challenge the
conventional x86 value proposition.
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The computing market keeps growing at a healthy rate, both in the high-performance
and embedded domains. Since under the current technology situation one of the few ways
to extract extra performance is to specialise the computing platform to be efficient at
certain kinds of computation, the architecture variety is likely to increase significantly in
the near future. In this section, we will describe several computing alternatives to the x86
architecture and analyze their features in the context of real-time optimization solvers.
All of the discussed platforms could be suitable for optimal decision making applications
with different specifications.
3.2.1 Embedded microcontrollers
An embedded microcontroller includes a processor, memory and programmable I/O pe-
ripherals in a single chip. It is typically connected to sensors and actuators and performs
only one or a few functions. It runs either no operating system or a thin real-time operating
system to guarantee that function executions meet real-time deadlines.
Intel’s x86-based Atom processor with complex instructions has been Intel’s attempt
to enter the embedded market. However, the embedded microcontroller market is over-
whelmingly dominated by reduced instruction set computers (RISC) based on the ARM,
MIPS or PowerPC instruction set architectures. The RISC concept [177] advocates for
hardware simplicity through simple instructions. Examples of simple instructions include
adding the contents of registers A and B, or storing the contents of register C in a cer-
tain memory location. These instructions typically execute in one cycle, which leads to a
shorter execution pipeline and a lesser need for speculative ILP-exploiting strategies. As
a result of the simplicity of the instructions, the instruction sequence has a more regular
structure and strategies for exploiting ILP are significantly simpler and can be mostly
left for the compiler, instead of having dedicated hardware blocks. In summary, RISC
processors can use fewer transistors than an x86 processor to execute the same code, often
leading to significantly lower power consumption and higher computational efficiency.
Embedded microcontrollers range from 8-bit machines running at kiloHertz or single
digit megaHertz clock frequencies for extremely low power applications to 32-bit machines
running at several gigaHertz for performance-critical applications. The ARM architecture
is the leader in this domain and chips based on it are sold by a variety of vendors such as
NXP, Texas Instruments, Atmel, Freescale Semiconductors or STMicroelectronics. They
can be found in automobiles, washing machines, Apple’s iPad, medical devices, and in
more than 90% of all mobile phones.
For implementing optimal decision makers, embedded microcontrollers offer better power
and computational efficiency, as well as more predictable timing, making them more suit-
able than x86 processors for the next generation of resource-constrained real-time optimiza-
tion applications. Furthermore, they follow the same programming paradigm as general-
purpose processors. However, there exist other limitations. The absolute performance is
lower than for performance-oriented Intel processors and the simple instructions lead to
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larger code sizes, which is an important consideration for embedded systems. There is also
limited support for data sizes bigger than 32 bits. Perhaps more importantly, floating-
point hardware support is not common, hence, if floating-point computations are required
they often have to be emulated in software, which slows down execution significantly.
Programmable logic controllers
Programmable logic controllers (PLCs) integrate a microcontroller core with modular in-
puts and outputs in a single rugged package. Recently, there has been several investigations
into their use for small-scale model predictive controllers [97,185,215]. Even though PLCs
are significantly more expensive than the microcontrollers at their core, they are still widely
used in industrial environments for their ruggedness and reliability and because they can
be programmed in a higher level abstraction than C with very simple constructs known
as ladder logic. In addition, they provide real-time execution monitoring capabilities and
have support for simplifying field updates.
3.2.2 Digital signal processors
In digital signal processing a very common operation is filtering a stream of data where,
in the simplest single-input single-ouput (SISO) situation, the filtered output at time n is
given by
y[n] :=
N−1∑
i=0
cix[n− i] , (3.2)
where x[] is the input stream, ci are coefficients and N is the number of taps. In com-
putational terms, this operation requires multiplying two values, adding it to the running
total, and repeating the same operation again on adjacent data.
Digital signal processors (DSPs) have an execution pipeline that is specialised for com-
puting operations like (3.2) very efficiently. They include a multiply accumulate unit to
perform a multiplication and an addition in one cycle allowing for extended precision in the
intermediate result. They are Harvard based, i.e. they have different instruction and data
buses, and they have support for simultaneous fetching of several data items from mem-
ory. Furthermore, they include hardware support for common addressing modes like auto
increment (to support operations such as (3.2)), circular and bit-reversed, which reduce
or eliminate addressing overheads. DSPs are complex instruction set (CISC) machines.
An example of a complex instruction could be: fetch two pieces of data and put them in
registers A and B, multiply them together and add them to the contents of register C,
store the result in the same register and increment the pointers to fetch the next data.
For more details about the history of DSP processor architectures, see [119].
The market for DSPs is dominated by Texas Instruments. These processors were first
used for speech synthesis and data modems but they can now be found in more demanding
applications like professional video processing, medical imaging or machine vision. Tra-
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ditionally, they have supported fixed-point arithmetic only and they have been mainly
used in embedded applications due to their low power consumption, high computational
efficiency when handling certain kinds of computation, and lack of hardware features that
introduce timing uncertainty. However, there are other operations beyond filtering that
follow similar computing patterns to (3.2). For example, dense matrix operations also
involve multiply-accumulate operations on adjacent data, although not in a streaming
fashion. Since the introduction of multicore DSPs with floating-point support, these de-
vices have been proposed for efficient high-performance computing [99] and there exist
efficient libraries [216], such as those available for general-purpose processors, for linear
algebra computations.
Optimization solvers are rich in linear algebra operations, so they could benefit from
these recent developments. In general, DSPs are harder to program than general-purpose
processors, and because they support more complex instructions it is more difficult for
the compiler to optimize execution. As a result, hand-coded processor-specific assembly
libraries are often needed for efficiency, and the fixed specialised execution pipeline may
prove not suitable for certain parts of an optimization solver. So far, investigations into
the use of DSPs for model predictive control have been limited [192]. Furthermore, the
cheapest and most computationally efficient DSPs only support fixed-point arithmetic,
adding further challenges.
Other exotic CISC processors
Very long instruction word (VLIW) computers execute multiple arithmetic operations
per instruction. Unlike with superscalar general-purpose processors, parallel execution is
determined at compile time, benefiting timing predictability.
3.2.3 Graphics processing units
Graphics processing units (GPUs) were once very specialised devices tailored to perform
graphics rendering for video games very efficiently. In the last decade NVIDIA introduced
the Compute Unified Device Architecture (CUDA) [168] to expose the computational
power of GPUs to non-graphics computing applications. Nowadays, general-purpose GPUs
(GPGPUs) have fixed architectures with up to several hundreds of processing units that
can perform operations in parallel. The peak theoretical floating-point performance of
these devices is extremely high (in the order of TFLOPs). Furthermore, the gaming mass
market allows the main vendors, NVIDIA and AMD, to keep very competitive prices.
A CUDA-based architecture is shown in Figure 3.7. The individual cores are simple
compared to a general-purpose processor. They have a 4-stage pipeline and are grouped
into groups of eight into a streaming multiprocessor (SM). Each core executes the same
instruction on different data in a SIMD fashion. The memory subsystem consists of several
local registers for each core, 16KB of shared memory for each SM, level 1 cache shared
between groups of SMs and a global graphics cache shared between all groups. Note
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Figure 3.7: CUDA-based Tesla architecture in a GPGPU system. The memory elements
are shaded. SP and SM stand for streaming processor and streaming multi-
processor, respectively.
that the cache and the main memory are distributed, providing much higher memory
bandwidth than in a general-purpose processor system.
The programming model follows the so-called single instruction multiple thread (SIMT)
paradigm. Independent threads are grouped into blocks and each block is assigned to one
SM, which requires 32 independent threads to hide the latency of the execution pipeline.
As a consequence, in order to achieve high overall GPGPU utilization there needs to be
some hundreds or thousands of independent threads available at all times. The GPGPU
approach is known as “throughput computing”, since instead of working to speed up the
program’s operation on a single dataset, the system works to increase the rate at which a
collection of datasets can be processed by the program. The architecture is also specialised
for streaming computations where data is not expected to be reused many times, hence
the amount of on-chip cache available is limited.
In contrast to general-purpose multicore, the approach in the GPGPU domain has been
to devote a greater proportion of the transistors to computation and a lesser proportion
for execution control and speculation. However, this means that the computations and
memory accesses have to be extremely regular to achieve close to peak performance. Any
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slight deviation from this rule leads to large performance penalties. There have been
claims that GPGPUs can provide from 100x to 1000x performance improvements over a
general-purpose processor for some applications [169,203,211]. The reality is that for most
real applications the performance gap is not as large [123].
In principle, GPGPUs seem an attractive option for exploiting the many parallelisation
opportunities in optimization solvers. In reality, one would only want to use a GPGPU
to accelerate the very regular operations in the solver, say dense linear algebra operations
(if they exist), and the performance benefit will only be significant if the problem is large
enough to provide enough independent threads. Besides, GPGPUs have several additional
properties that make them problematic for embedded applications. Firstly, the order of
execution is scheduled by hardware on-the-fly, which given the performance sensitivity
of the architecture leads to very unpredictable timing. Secondly, a GPGPU cannot be
a standalone component. It requires an additional general-purpose host to transfer data
and start execution, hence the cost and, more importantly, the power requirements of the
system are very high, typically well above 100 Watts. Lastly, if high accuracy is needed,
double precision floating-point computations incur a performance penalty between two
and four times [28].
Even though there have been studies for implementing model predictive controllers using
GPGPUs [199], we believe that these processors are not suitable for achieving our goal of
extending optimal decision making to real-time resource-constrained applications, hence
they will not be directly considered in the remainder of this thesis. However, the concept
of throughput computing will play an important role in Chapter 7.
Heterogeneous architectures
Recently, the main processor designers, Intel (Sandy Bridge), AMD (Fusion accelerated
processing units) and ARM (Mali), have released solutions that integrate a GPGPU and
a microprocessor sharing an address space on the same chip. In these heterogeneous
architectures the code that will run on the CPU is likely to be very different from the
one it executes now [7]. It will have limited ILP, hard to predict branching, smaller use
of SIMD, and hard to predict memory access patterns, which may help to shape future
microprocessor designs.
3.2.4 Field-programmable gate arrays
This section has so far only described fixed architectures. Custom architectures are in-
teresting from the efficiency point of view and also because the flexibility allows one to
research novel architectures without being restricted by what is available on the market.
However, the non-recurring costs for fabricating application-specific integrated circuits
(ASICs) have reached a level that can only be supported by mass markets such as mobile
telephony and computer gaming.
Field programmable gate-arrays (FPGAs) are hardware-reconfigurable devices that have
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a finely tunable general-purpose fabric that can be programmed to implement specialised
circuits. Because FPGAs can be reconfigured after fabrication, the non-recurring engineer-
ing costs are amortized over a large number of customer designs, leading to significantly
lower prices for the consumer than building a custom ASIC. The approach in FPGAs is
similar to GPUs in the sense that most of the hardware resources are devoted to computa-
tion. However, the basic computational units are much larger in number (many thousands
vs several hundreds for GPUs) and much simpler – look-up tables (LUTs) that can be
programmed to implement logical functions with few input bits [90]. These simple LUTs
can be combined through a flexible reconfigurable routing network to implement arbi-
trarily complicated higher level operations such as integer addition or even floating-point
division. In addition, there exist dedicated hardware multipliers and RAMs embedded in
the reconfigurable fabric.
The leading FPGA suppliers are Xilinx, Altera, and Microsemi to a lesser extent. Ini-
tially, FPGAs were conceived for prototyping ASIC designs before being sent to produc-
tion. Nowadays, Moore’s trend has promoted FPGAs to a level where it is possible to im-
plement full complex high-performing systems on a single chip. FPGAs form the backbone
of global communication networks, which have a relatively low number of performance-
critical nodes but have extremely high throughput requirements [194]. They are also used
for demanding signal processing applications like computer vision and radar, and have
also become common for implementing simple control loops with very tight real-time re-
quirements [2]. Beyond streaming applications, FPGAs have also been recently proposed
for efficient floating-point implementations of basic linear algebra operations [212,245].
FPGAs are traditionally programmed using hardware description languages such as
VHDL or Verilog [210]. Hardware design flows rely on slow error-prone tools that require
low-level hardware expertise. This is often a big limitation for application domain ex-
perts. For this reason, there have been considerable efforts for application-independent
automatic conversion of high-level code into hardware descriptions. For instance, Xilinx’s
AutoESL [36, 238] accepts an annotated C description as an input. There have also been
several attempts to convert high-level visual descriptions of programs, which can capture
parallel dataflow computations more naturally, into hardware descriptions. Notable exam-
ples include Xilinx’s System Generator [237], MathWorks’ HDL coder [209] and National
Instruments’ Labview FPGA [161]. In this case, inefficiencies arise when the control struc-
tures in the algorithms are more complex than the simple DSP-type algorithms for which
these tools were conceived.
For optimization solvers, FPGAs can achieve maximal computational efficiency due the
possibility of tailoring the computing architecture to the particular algorithm, promising
to extend the use of optimal decision making in resource-constrained applications. Besides,
hardware implementations have cycle-accurate predictable timing, which is a significant
advantage for guaranteeing tight real-time deadlines. However, FPGAs remain at a higher
price level compared to other embedded alternatives such as microcontrollers and DSPs.
In addition, floating-point computation, while possible, carries a large overhead due to
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lack of explicit hardware support in the FPGA fabric for the alignment operations needed
in floating-point arithmetic. Presently, the efficiency gap between fixed-point and floating-
point computation in FPGAs is up to two orders of magnitude [107].
This thesis focuses on FPGAs for implementing efficient optimal decision makers, al-
though some of the developed techniques will be equally applicable to other embedded
platforms such as microcontrollers and fixed-point DSPs.
Heterogeneous architectures
In a similar spirit to heterogeneous GPU-CPU architectures, there have also been recent
releases by the main FPGA manufacturers, Xilinx (Zynq [239]) and Altera (Arria V [3]),
which include an ARM dual core microcontroller with clock frequency in the gigahertz
region and a large amount of reconfigurable FPGA resources in a single chip.
3.3 Embedded computing platforms for real-time optimal
decision making
This chapter has introduced several computer architecture concepts that will be useful for
the remainder of this thesis. We have analyzed the microarchitectural features introduced
in general-purpose processors to increase the utilization of the execution pipeline, which,
together with the memory hierarchy, has helped to explain why modern general-purpose
machines can be rather computationally inefficient and have unpredictable timing when
carrying out specific tasks, like solving optimization problems, repeatedly.
The need to increase the utilization of the execution pipeline can also arise in the context
of custom circuit designs and this is one of the topics in this thesis. However, in our case,
the problem will be approached from the derivation of new algorithms that can make
better use of this hardware feature rather than by adding redundant hardware blocks to
perform speculation.
This chapter has also examined computing technology trends to help to explain the
reasons for the recent paradigm shift towards parallelism across the computing spectrum.
We have analyzed other alternative fixed architectures in the computing market and de-
scribed their suitability for embedded optimal decision making applications. One can
also anticipate the form that future fixed architectures will take by projecting these tech-
nology trends into the future, predicting that the important metric for comparing new
optimization algorithms in the near future could become the proportion of parallelisable
work rather than the absolute number of operations.
The topic of number representation, which will be a central topic in the following chap-
ters, has been introduced in the context of custom architectures. The rest of this thesis
will consider the joint design of computing machines and optimization algorithms for im-
proving the computational efficiency of embedded solutions and hence increase the range
of applications that can benefit from real-time optimal decision making.
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4 Optimization Formulations for Control
Chapter 2 described how the very high computational demands of solving optimization
problems stand as a barrier that has prevented the use of optimal decision making func-
tionality in applications with resource constraints. In model predictive control, the com-
putational burden depends to a large extent on the way the optimal control problem is
formulated as an optimization problem. In this chapter we explore several new and existing
optimization formulations for control.
The method employed when formulating a constrained optimal control problem as a
quadratic program (QP) has a big impact on the problem size and structure, the resulting
computational and memory requirements, as well as on the numerical conditioning. The
standard approach makes use of the plant dynamics to eliminate the plant states from
the decision variables by expressing them as an explicit function of the current state
measurement and future control inputs [139]. This condensed formulation leads to compact
and dense quadratic programs. In this case, the complexity of solving the QP scales
cubically in the horizon length (how far we predict into the future) when using an interior-
point method. For model predictive control problems that require long horizon lengths,
the non-condensed formulation, which keeps the plant states as decision variables and
considers the system dynamics implicitly by enforcing equality constraints [184,226,227],
can result in significant speed-ups. With this approach the problem becomes larger but its
sparsity structure can be exploited to find a solution in time linear in the horizon length.
The non-condensed formulation is often also referred to as the sparse method due to
the abundant structure in the resulting optimization problems. In this chapter, it will be
shown that this label does not provide the complete picture and that it is indeed possible
to have a sparse condensed formulation that can also be solved in time linear in the horizon
length. In addition, it will be shown that this method is at least as fast as the standard
condensed formulation and it is faster than the non-condensed formulation for a wide
variety of common control problems. Our approach is based on the use of a specific linear
feedback policy to simulate a change of variables that results in a quadratic program with
banded matrices in cases where the horizon length is larger than the controllability index
of the plant. The use of feedback policies for pre-stabilization has been previously studied
as an aid for proving stability [195] and as a way of improving the problem conditioning
for guaranteed stability MPC algorithms [196]. However, it is surprising that it has not
yet been applied to introduce structure into the optimization problem, as we show in this
chapter, considering the important practical implications.
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Outline
This chapter will start by formally introducing the model predictive control setup in Sec-
tion 4.1. This setup will be used throughout this thesis. The existing condensed and
non-condensed formulations are reviewed in Section 4.2 and their computational complex-
ity and memory requirements are analyzed in the context of several optimization methods.
Section 4.3 presents our sparse condensed approach and compares its advantages and lim-
itations with the existing QP formulations. A numerical study is included in Section 4.4
to verify the feasibility of the proposed approach. The chapter concludes with a brief
overview of other recent alternative formulations in Section 4.5 and a discussion on open
questions in this area in Section 4.6.
4.1 Model predictive control setup
Throughout, we address control of a discrete-time linear time-invariant (LTI) system where
the system state at the next sampling instant, assuming a zero-order hold (ZOH), is given
by
x+ = Ax+Bu , (4.1)
where A ∈ Rnx×nx , B ∈ Rnx×nu , x ∈ Rnx is the current system state and u ∈ Rnu is
the system input held constant between sampling instants. As an example, consider the
classical problem of stabilising an inverted pendulum on a moving cart. In this case, the
system dynamics are linearized around the upright position to obtain a representation such
as (4.1), where the states are the pendulum’s angle displacement and velocity, and the
cart’s displacement and velocity. The single input is a horizontal force acting on the cart.
The overall design goal is to construct a time-invariant (possibly nonlinear) static state
feedback controller µ : Rnx → Rnu such that u = µ(x) stabilizes the system (4.1) while
simultaneously satisfying a collection of state and input constraints in the time domain.
In the inverted pendulum case, the control objective could be to maintain the pendulum
angle close to zero.
In standard design methods for constructing linear controllers for systems in the form (4.1),
the bulk of the computational effort is spent oﬄine in identifying a suitable controller,
whose online implementation has minimal computing requirements. The inclusion of state
and input constraints renders most such design methods unsuitable.
A now standard alternative is to use MPC [139, 187], which moves the bulk of the
required computationally effort online and which addresses directly the system constraints.
At every sampling instant, given an estimate or measurement of the current state of the
plant x, an MPC controller solves a constrained N -stage optimal control problem in the
form
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J∗(x) := min
u0,x0,δ0,...,uN−1,xN−1,δN−1,xN ,δN
1
2
(xN − xss)TQN (xN − xss)
+
1
2
N−1∑
k=0
(xk − xss)TQ(xk − xss) + (uk − uss)TR(uk − uss)
+
N−1∑
k=0
(xk − xss)TS(uk − uss) +
N∑
k=0
(
σ1 · 1T δk + σ2 · ‖δk‖22
)
(4.2)
subject to
x0 = x, (4.3a)
xk+1 = Adxk +Bduk +Bwwˆ, k = 0, 1, . . . , N − 1, (4.3b)
uk = Kxk + vk, k = 0, 1, . . . , N − 1, (4.3c)
uk ∈ U, k = 0, 1, . . . , N − 1, (4.3d)
(xk, δk) ∈ X∆, k = 0, 1, . . . , N. (4.3e)
where xss and uss are steady-state references for the states and inputs given by the target
calculator (refer to figure 2.2), and wˆ is a disturbance estimate which is zero when estimates
are not available. For clarity, the term Bwwˆ is omitted in the analysis in this chapter.
If a feasible optimal input sequence {u∗i (x)}N−1i=0 and state trajectory {x∗i (x)}Ni=0 exists
for this problem given the initial state x (and disturbance estimate wˆ), then an MPC
controller can be implemented by applying the control input u = u∗0(x).
The system states can have both free (index set F), hard-constrained (index set B) and
soft-constrained (index set S) components, i.e. the set X∆ in (4.2) is defined as
X∆ =
{
(x, δ) ∈ Rnx ×R|S|+ | xF free, xmin ≤ xB ≤ xmax, |xi − xc,i| ≤ ri + δi, i ∈ S
}
,
with xc,i ∈ R being the center of the interval constraint of radius ri > 0 for a soft-
constrained state component. The index sets F ,B and S are assumed to be pairwise
disjoint and to satisfy F ∪ B ∪ S = {1, 2, . . . , nx}.
It is assumed throughout that the pair (Ad, Bd) is controllable, (Q
1
2 , Ad) is detectable,
the penalty matrices (Q,QN ) ∈ Rnx×nx are positive semidefinite, R ∈ Rnu×nu is strictly
positive definite, and S ∈ Rnx×nu is chosen such that the objective function in (4.2) is
jointly convex in the states and inputs. There is by now a considerable body of literature
[147,187] describing conditions on the penalty matrices and/or horizon length N sufficient
to ensure that the resulting MPC controller is stabilizing (even when no terminal state
constraints are imposed), and we do not address this point further. For stability conditions
for soft-constrained problems, the reader is referred to [242] and [202] and the references
therein.
Note that (4.3c) is effectively only a change of variables and it does not modify the
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optimal control problem, hence the computed optimal input is independent of the trans-
formation used. Moreover, any procedure to guarantee stability and feasibility can still be
used.
If the soft-constrained index set S is nonempty, then a linear-quadratic penalty on
the slack variables δk ∈ R|S|+ , weighted by positive scalars (σ1, σ2), can be added to the
objective. In practice, soft constraints are a common measure to avoid infeasibility of
the MPC problem (4.2) in the presence of disturbances. However, there also exist hard
state constraints that can always be enforced and cannot lead to infeasibility, such as state
constraints arising from remodeling of input-rate constraints (see below). For the sake of
generality we address both types of state constraints in the problem setup. The presence
of soft state constraints will have a large impact on the methods described in Chapter 6
and a lesser impact on the rest.
If σ1 is chosen large enough, then the optimization problem (4.2) corresponds to an
exact penalty reformulation of the associated hard-constrained problem (i.e. one in which
the optimal solution of (4.2) maintains δk = 0 if it is possible to do so). An exact penalty
formulation preserves the optimal behavior of the MPC controller when all constraints
can be enforced. We first characterize conditions under which a soft constraint penalty
function for a convex optimization problem is exact.
Theorem 1 (Exact Penalty Function for Convex Programming [16, Prop. 5.4.5]). Con-
sider the convex problem
f∗ := min
z∈Q
f(z) (4.4)
subject to
gj(z) ≤ 0 , j = 1, 2, . . . , r,
where f : Rn → R and gj : Rn → R, j = 1, . . . , r, are convex, real-valued functions
and Q is a closed convex subset of Rn. Assume that an optimal solution z∗ exists with
f(z∗) = f∗, strong duality holds and an optimal Lagrange multiplier vector µ∗ ∈ Rr+ for
the inequality constraints exists.
i. If σ1 ≥ ‖µ∗‖∞ and σ2 ≥ 0, then
f∗ = min
z∈Q
f(z) +
r∑
j=1
(
σ1 · δj + σ2 · δ2j
)
(4.5)
subject to
gj(z) ≤ δj , δj ≥ 0, j = 1, 2, . . . , r.
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ii. If σ1 > ‖µ∗‖∞ and σ2 ≥ 0, the set of minimizers of the penalty reformulation in (4.5)
coincides with the set of minimizers of the original problem in (4.4).
In the context of the MPC problem (4.2), the penalty reformulation is exact if the
penalty parameter σ1 is chosen to be greater than the largest Lagrange multiplier for any
constraint |xi − xc,i| ≤ ri, i ∈ S, over all feasible initial states x. In general, this bound
is unknown a priori and is treated as a tuning parameter in the control design. The
quadratic penalty parameter σ2 need not be nonzero for such a penalty formulation to
be exact, but the inclusion of a nonzero quadratic term can improve the conditioning of
the problem and is necessary for the numerical stability results that will be presented in
Chapter 6.
Input-rate constraints
In addition to constraints on the control inputs and plant states it is not uncommon to
have constraints on the actuator slew rate, i.e. ∆umin ≤ u− u− ≤ ∆umax, due to physical
limitations of the actuators. There are several approaches for enforcing these constraints.
One alternative is to augment the state such that
x←
[
x
u−
]
, u← u− u−, Ad ←
[
Ad Bd
0 I
]
, Bd ←
[
Bd
I
]
, Q←
[
Q S
ST R
]
,
S ← 0 and R is overwritten by a penalty on ∆u. In this case, the state dimension becomes
nx + nu and the free variables are the state vector and the input-rates.
One can avoid increasing the size of the optimization problem by writing the input-rate
constraints and the constraints (4.3d)-(4.3e) in the form
J
 xB,0xS,0
δ0
+ E0u0 ≤ d,
J
 xB,kxS,k
δk
+ [ E E− ] [ uk
uk−1
]
≤ d, k = 1, . . . , N − 1,
JN
 xB,NxS,N
δN
 ≤ dN .
For the case where the input constraint set U is defined as a set of interval constraints
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U := {u | umin ≤ u ≤ umax }, we have
J :=

I 0 0
−I 0 0
0 0 −I
0 I −I
0 −I −I
0 0 0
0 0 0
0 0 0
0 0 0

,
[
E E−
]
:=

0 0
0 0
0 0
0 0
0 0
I 0
−I 0
I −I
−I I

, E0 :=

0
0
0
0
0
I
−I
0
0

, d :=

xmax
−xmin
0
r + xc
r − xc
umax
−umin
∆umax
−∆umin

JN :=

I 0 0
−I 0 0
0 0 −I
0 I −I
0 −I −I
 , dN :=

xmax
−xmin
0
r + xc
r − xc
 .
Note that this approach does not increase the size of the optimization problem but will
affect the structure of the matrices under certain formulations.
4.2 Existing formulations
Consider the problem of formulating the optimal control problem (4.2) as a convex quadratic
program of the form:
min
z
1
2
zTHz + hT z (4.6a)
subject to Fz = f , (4.6b)
Gz ≤ g . (4.6c)
Primal-dual interior-point methods can be used to solve for optimal z. If the augmented
formulation is used (refer to Section 2.2.1), the main operation at each interior-point
iteration is solving the system of linear equations (2.13). Instead, if one uses the saddle-
point formulation, computing the matrix triple product GTWkG and solving the system
of linear equations (2.15) account for most of the computation. In both cases, the choice
of formulation has a similar impact, hence we will only consider the saddle-point approach
and we will express the overall complexity considering the cost of the main operations only.
The linear systems solved at each iteration of an active-set method can be derived from
those in interior-point methods so the impact of the optimization formulation is alike.
In most first-order methods, the main cost at each iteration is matrix-vector multi-
plication involving the Hessian H. However, the freedom for choosing an optimization
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formulation is severely restricted by the requirement to keep the feasible set simple to
allow for efficient computation of projection operations. Still, parts of the discussion in
this chapter will also be applicable to first-order methods.
For the sake of notational simplicity, the results of this chapter are presented with
reference to the optimal control problem in regulator form, i.e. with xss = 0 and uss = 0.
However, all of the results generalize easily to setpoint tracking problems. We also omit
reference to slack variables for clarity.
4.2.1 The classic sparse non-condensed formulation
The future states (and slack variables) can be kept as decision variables and the system
dynamics can be incorporated into the problem by enforcing equality constraints [184,226,
227]. In this case, for K = 0, if we let z := [xT vT ]T , where
x := [xT0 x
T
1 . . . x
T
N ]
T , v := [vT0 v
T
1 . . . v
T
N−1]
T ,
we have h := 0, and the remaining matrices have the following sparse structures that
describe the control problem (4.2) exactly:
H :=
 IN ⊗
[
Q S
ST R
]
0
0 QN
 ,
F :=

−In
Ad Bd −In
. . .
Ad Bd −In
 , f :=

−x
0
...
0
 ,
G :=

J E0
E− J E
. . .
E− J E
JN

, g :=

d
...
d
dN
 ,
where ⊗ denotes a Kronecker product. If there are no input-rate constraints or the state
is augmented to reformulate the problem in terms of input rates, E− = 0.
Observe that this formulation is suitable for time-varying and nonlinear MPC applica-
tions, since matrices H, F , f , G and g do not have to be recomputed, just overwritten.
Assuming general constraints, the number of floating-point operations (flops) for com-
puting GTWkG is approximately Nl(nx + nu)
2, where l is the dimension of vector d. For
solving the system of linear equations, the coefficient matrix, sayAk ∈ RN(2nx+nu)×N(2nx+nu),
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is an indefinite symmetric matrix that can be made banded through appropriate row re-
ordering (or interleaving of primal variables and Lagrange multipliers). The resulting
banded matrix has a half-band of size 2nx + nu. Such a linear system can be solved
using a banded LDLT factorization in N(2nx + nu)
3 + 4N(2nx + nu)
2 + N(2nx + nu)
flops [25, App. C], or through a block factorisation method based on a sequence of Cholesky
factorisations in O(N(nx + nu)3) operations [184].
It is also worth considering the memory requirements of each formulation since it is
an important aspect for embedded implementations [106]. The memory requirements can
be approximated by the cost of storing matrices H, G, F and Ak, which are all sparse
and require approximately 12N(nx + nu)
2, Nl(nx + nu), Nnx(nx + nu) and N(2nx +
nu)
2 elements, respectively. For time-invariant problems, these matrices mostly consist of
repeated blocks.
4.2.2 The classic dense condensed formulation
The state variables can be eliminated from the optimization problem by expressing them
as an explicit function of the current state and the controlled variables [139]:
x = Ax+ Bv, (4.7)
where AK := Ad +BdK and
A :=

In
AK
A2K
...
AN−1K
ANK

,B :=

0
Bd 0
AKB Bd
. . .
...
. . .
AN−2K Bd B 0
AN−1K Bd A
N−2
K Bd · · · AKBd Bd

. (4.8)
In this case, if we let z := v, F := 0, f := 0, then we have an inequality constrained QP
with
H :=BT (Q + KTRK + SK + KTST )B + R + BT (KTR + S) + (RK + ST )B ,
h :=xTAT (QB + S(KB + I) + KT (R(KB + I) + STB)) ,
G :=(J + EK)B + E ,
g :=d− (J + EK)Ax ,
where
Q :=
[
IN ⊗Q 0
0 QN
]
, S :=
[
IN ⊗ S
0
]
, R := IN ⊗R,
K :=
[
IN ⊗K 0
]
, J :=
[
IN ⊗ J 0
0 JN
]
, d :=
[
1N ⊗ d
dN
]
,
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E :=

E0
E− E
. . .
E− E
 .
Observe that vectors h and g have to be recomputed for every state measurement x.
For time-varying and nonlinear MPC applications, matrices H and G also have to be
recomputed periodically, adding a considerable computational overhead.
When K = 0 (uk = vk) or is an arbitrary stabilizing gain [196], G is a lower block
Toeplitz triangular matrix. The number of flops required for computing GTWkG can
be split into 12N
2lnu operations for the row update WkG and
1
2N
3ln2u operations for
the matrix-matrix multiplication when exploiting the symmetry of the result. In terms
of the system of linear equations, in this case Ak ∈ RNnu×Nnu is a symmetric positive
definite dense matrix, hence the problem can be solved using an unstructured Cholesky
factorisation in 13N
3n3u + 2N
2n2u flops [25, App. C]. The cubic growth in computational
requirements with respect to the horizon length, in contrast to the linear growth exhibited
by the non-condensed formulation, suggests that the non-condensed approach could be
preferable for applications that require long horizons. Furthermore, memory requirements
for storing H, G and Ak are approximately 12N2(2n2u + lnu) elements. The quadratic
growth with N arises because matrices are dense and there is no obviously exploitable
repetition pattern.
4.3 The sparse condensed formulation
This section presents a novel way to formulate the optimal control problem (4.2) as a
structured optimization problem.
We will use the following definitions:
Definition 1 (Controllability index). The smallest number of time steps to drive the
system from any x ∈ Rnx to the origin. It is finite if the system (Ad, Bd) is controllable.
Definition 2 (Nilpotency index). The smallest integer r such that that Ai = 0 for all
i ≥ r when A is a nilpotent matrix.
The following proposition summarizes the method to introduce sparsity into the oth-
erwise dense condensed optimization formulation by making use of the variable transfor-
mation (4.3c). It is important to clarify that this K does not have to be the same as the
feedback gain being assumed from k = N to infinity [202], hence stability and feasibility
properties are independent of the choice of K. In this context, the effect of the change
of variables is not plant pre-stabilization but a mathematical trick to introduce structure
into the problem. The gain K is never implemented in practice.
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Proposition 1. If the pair (Ad, Bd) is controllable, we can choose K such that AK is
a nilpotent matrix with nilpotency index r so that when N > r + 1 the prediction ma-
trix B in (4.8) is block Toeplitz, block banded lower triangular with a halfband of (r+ 1)nx
elements. The last (N − r + 1)nx rows of A are also zero.
Proof. Given a reachable system (Ad, Bd) there exists a feedback law such that the closed-
loop dynamics matrix has arbitrary eigenvalues [1]. The problem of obtaining a suitable
matrix K such that Ad+BdK has all eigenvalues at zero is analogous to finding a deadbeat
gain in the context of static state feedback. A numerically reliable way of computing a
deadbeat feedback gain in the multi-input case is not a trivial task, but the problem
has been addressed by several authors [51, 58, 207]. These methods start by transforming
the original system into the controllability staircase form [52](ctrbf in Matlab), which
unlike the controller canonical form, can be obtained through well-conditioned unitary
transformations. The transformed system is given by[
x˜rk+1
x˜uk+1
]
=
[
Ar Aru
0 Au
][
x˜rk
x˜uk
]
+
[
Br
0
]
uk,
where the subcripts r and u refer to the reachable and unreachable subspaces, respectively,
and the matrix Ar is in staircase form with a number of steps equal to the controllability
index of the reachable subsystem (Ar, Br). These methods yield the minimum nilpotency
index for Ad +BdK, which is equal to the controllability index of (Ad, Bd) given by
r :=
⌈
nx
rank(Br)
⌉
+ ru,
where ru is the nilpotency index of the unreachable subsystem Au. The structure of A
and B is clear from direct inspection of (4.8).
Corollary 1. If K is chosen such that AK is nilpotent, then matrices H and G are banded,
the size of their non-zero bands is independent of N , and each interior-point iteration has
a complexity linear with respect to N .
Proof. XB yields a matrix with the same structure as B when X is block-diagonal, and
BTXB yields a symmetric banded matrix with halfband equal to the halfband of B.
H is now a block banded symmetric positive definite matrix of size Nnu × Nnu with
half-band equal to r + 1 blocks of size nu × nu. In the time-invariant case, there are only
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r + 1 + r(r+1)2 distinct blocks and its structure is given by
H :=

H1 H2 · · · Hr+1 0 · · · · · · 0
HT2 H1
. . .
. . .
...
...
. . .
HTr+1
0
. . .
. . .
...
...
. . .
. . .
. . . 0
H1 H2 · · · Hr+1
HT2 H˜1,1 · · · H˜1,r
...
. . .
. . .
...
...
. . .
...
0 · · · · · · 0 HTr+1 H˜T1,r · · · H˜r,r

where
X :=Q+KTRK + SK +KTST ,
H1 :=R+
r∑
i=1
(Ai−1K Bd)
TXAi−1K Bd ,
Hj := (A
j−2
K Bd)
T (KTR+ S) +
r−1∑
i=j−1
(AiKBd)
TXAi−j+1K Bd ,
for j = 2, ..., r + 1 ,
H˜k,k :=R+
r−k∑
i=1
(Ai−1K Bd)
TXAi−1K Bd + (A
r−k
K Bd)
TQNA
r−k
K Bd ,
for k = 1, ..., r ,
H˜k,k+j :=(A
j−1
K Bd)
T (KTR+ S) +
r−k−1∑
i=j
(AiKBd)
TXAi−jK Bd + (A
r−k
K Bd)
TQNA
r−k−j
K Bd ,
for j = 1, ..., r − 1 and k = 1, ..., r − j .
The situation is similar for G and Ak. G is a block Toeplitz, block banded lower tri-
angular matrix with a half-band of r + 1 blocks of size l × nu. The number of flops
required for computing GTWkG is approximately
1
2Nnu(r + 1)l for the row update plus
1
2Nn
2
u(r + 1)
2l for the matrix multiplication. The coefficient matrix Ak ∈ RNnu×Nnu is
now a symmetric positive definite banded matrix with the same size and structure as H,
hence the linear system can be solved using a banded Cholesky routine with a cost of
Nn3u(r+1)
2 +4Nn2u(r+1) flops [25]. Memory requirements grow linearly with N and can
be reduced significantly by exploiting repetition in the time-invariant case, as described
above.
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Table 4.1: Comparison of the computational complexity imposed by the different QP for-
mulations.
Computation
Condensed O (N3n2u(l + nu))
Non-condensed O (N(nu + nx)2(l + nu + nx))
Sparse condensed O (Nn2ur2(l + nu))
Table 4.2: Comparison of the memory requirements imposed by the different QP formu-
lations.
Memory
Condensed O (N2nu(l + nu))
Non-condensed O (N(nu + nx)(l + nu + nx))
Sparse condensed O (Nrnu(l + nu))
4.3.1 Comparison with existing formulations
Tables 4.1 and 4.2 compare the upper bound computational complexity and memory
requirements for the three different QP formulations that have been discussed in this
chapter. The expressions for the sparse condensed approach assume that N > r + 1,
otherwise the matrices are dense. Hence, the sparse condensed approach is always at
least as fast as the standard condensed approach in terms of computational complexity
and memory requirements. Taking a conservative assumption for the largest possible
nilpotency index r = n, the expressions suggest that if the number of states is larger
than the number of inputs the new formulation presented in this section will provide an
improvement over the non-condensed approach both in terms of computation and memory
usage. Both these approaches will outperform the standard condensed approach for N
large. These predictions are confirmed by Figure 4.1.
The flop count of an algorithm is proportional to the computational effort required, but
the computational time will largely depend on the specific implementation and computing
platform. The operations to be carried out using the sparse condensed approach are all
banded linear algebra for which efficient software libraries exist and efficient hardware
implementations are possible [138], hence we do not consider this to be a limiting factor.
Being able to directly apply Cholesky instead of an indefinite factorization is another
benefit over the non-condensed approach. Cholesky factorization is more numerically
stable than LDLT , it requires slightly less computation, and the possibility of choosing an
arbitrary permutation matrix allows for a simpler pivoting procedure and the possibility
of making use of the block structure inside the non-zero band to reduce computation and
memory requirements further. Additional benefits over the non-condensed approach come
from the possibility of adding input rate constraints to the optimal control problem (4.2)
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Figure 4.1: Accurate count of the number of floating point operations per interior-point
iteration for the different QP formulations discussed in this chapter. The size
of the control problem is nu = 2, nx = 6, l = 6 and r = 3.
without increasing the state dimension and without affecting the structure of the matrices
in the optimization problem (4.6). With the non-condensed approach the inclusion of rate
constraints without augmenting the state increases the bandsize of G and consequently
the bandsize of Ak.
4.3.2 Limitations of the sparse condensed approach
A new K needs to be computed for different (Ad, Bd) pairs; however, the complexity of
the procedure in [207] is O(n2x + rank(Br)2nx), hence the approach could still be appli-
cable to some online time-varying and nonlinear MPC applications. For LTI systems this
computation is carried out oﬄine. A limitation for first-order methods comes from the use
of variable transformation (4.3c) changing the geometry of the feasible set, which could
render the projection problem in first-order methods as hard as solving the original QP.
A further potential drawback affects the numerical conditioning. It is well-known that
control and signal processing problems can be ill-conditioned when there is a large mis-
match between the requested sampling frequency and the dynamics of the continuous-time
time system [80]. The method presented in this section is no exception to the rule, how-
ever, the conditioning is acceptable for most control problems, especially the type that
we are targeting. The matrix K is the deadbeat feedback gain that can control any state
to the origin in r steps. For systems with fast dynamics it is easier to steer the state
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u1 u2 u3 unu
Figure 4.2: Oscillating masses example.
quickly, hence relatively small values of K are necessary and the conditioning of the prob-
lem is acceptable. It is precisely applications with fast dynamics that can benefit most
from methods for solving optimization problems faster that can turn the possibility of
employing MPC into a feasible option.
A well-known drawback of deadbeat control is that if the sampling period is small with
respect to the system’s dynamics, a very large K could be necessary as more energy would
be needed to steer the state to zero in less time. In the context of this paper, a large value of
K can result in an ill-conditioned optimization problem. Our numerical simulations have
indeed confirmed that for systems with slow unstable dynamics, when sampling in the
millisecond range using the sparse condensed approach, the QP problems become badly
conditioned and the performance of the closed-loop system is unsatisfactory. However,
for plants with stable dynamics, the control quality is good at most sampling frequency
regimes, hence the problem could be solved by using a pre-stabilising gain.
4.4 Numerical results
We start by describing a widely studied benchmark example consisting of a set of oscillating
masses connected by springs and dampers and attached to walls [114, 222], as illustrated
by Figure 4.2. The system has nu control inputs – a maximum of one for each mass, and
two states for each mass, its position and velocity. The goal of the controller is to track a
reference for the position of each mass while satisfying the system limits.
For the simulations in this chapter the system consists of six masses, all of which can be
actuated. The control inputs and mass positions are constrained in the ranges [−0.5, 0.5]
and [−4, 4], respectively, hence the control problem has nu = 6, nx = 12 and l = 24. The
horizon length is 0.2 seconds and the number of steps is given by N = d0.2Ts e where Ts is
the sampling period, i.e. if the sampling frequency increases the problem dimension also
increases. The masses, spring constants and damping coefficients are 0.1kg, 150Nm−1 and
0.01kgs−1, respectively, resulting in a controllable plant with controllability index r = 2
and a maximum frequency pole at 36Hz. The matrices Q, R and S are obtained from
continuous-time matrices assuming a zero-order hold. These are chosen such that the
inputs and mass positions are penalized equally. The control objective in this case is to
keep all masses at their rest position, i.e. xss = 0 and uss = 0.
All simulations start with all masses at their rest position, except mass 6 which is
displaced to the constraint. This starting condition guarantees that input constraints
will become active during the simulations, which last for 6 seconds. Sampling faster
72
0 2 4 6 8 10
x 104
7
8
9
10
11
12
13
FLOPs per interior point iteration
C
lo
se
d
-l
o
o
p
co
st
 
 
Dense Condensed
Sparse Non-condensed
Sparse Condensed
Figure 4.3: Trade-off between closed-loop control cost and computational cost for all dif-
ferent QP formulations.
leads to better quality control for all formulations as the controller is able to respond
faster to uncertainty. However, this also means that the number of steps in the horizon
increases, so the amount of computation required also increases. Figure 4.3 shows the
trade-off between closed-loop control quality and computational requirements for all QP
formulations described in this chapter. The plot is generated by computing the closed-
loop cost and computational demands for a range of sampling frequencies. For a given
control quality the new proposed approach requires less computation than with the existing
formulations, and for a fixed computational power the proposed approach achieves a better
control quality because it allows for faster sampling.
4.5 Other alternative formulations
Recently, a new formulation has appeared in the literature [142] that eliminates the control
inputs from the optimization problem by rewriting the constraint (4.3b) in the form
uk = B
†
d (xk+1 −Adxk) , k = 0, 1, . . . , N − 1,
or when also considering (4.3c) as
vk = B
†
d (xk+1 − (Ad +BdK)xk) , k = 0, 1, . . . , N − 1,
where B†d is the Moore-Penrose pseudo-inverse [178] when nx > nu and Bd is full column
rank.
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In this case, if we let z := x, we obtain an equality and inequality constrained QP
with banded matrices. When forming the linear system, the coefficient matrix Ak ∈
R2(N+1)nx×2(N+1)nx is an indefinite symmetric matrix that can be made banded again
through appropriate interleaving of primal variables and Lagrange multipliers. This matrix
has a halfband of 3nx − nu and it can be solved using a banded LDLT routine with cost
growing asymptotically as O(Nn3x).
Compared to the non-condensed approach, the size of the linear system is smaller and the
halfband is also smaller when nx < 2nu, so this new formulation could provide a reduction
in computational complexity for certain control problems. However, no numerical results
have yet been presented and the impact on the conditioning of the optimization problem
remains unclear. In addition, it is not clear how one would handle input-rate and soft
state constraints under this formulation.
4.6 Summary and open questions
In this chapter, we have presented a novel way to formulate a constrained optimal control
problem as a structured optimization problem that can be solved in a time that is linear
in the horizon length with an interior-point method. The structure is introduced through
a suitable change of variables that results in banded prediction matrices. The proposed
method has been compared against the current standard approaches and it has been shown
to offer reduced computational and memory requirements for most control problems. As
a result, employing the proposed approach could allow one to push the boundaries of
MPC to allow implementation in applications where the computational burden has so far
been too great, or it could allow current MPC applications to run on cheaper commodity
hardware.
The limitations of the approach have also been identified. Existing algorithms for com-
puting the deadbeat feedback gain K attempt to find the minimum nilpotency index r,
because the goal of the feedback is to provide a closed-loop system that steers the state to
zero in the least number of steps. In the context of this chapter, where deadbeat control
is used as a mathematical trick to introduce structure into the optimization problem, a
smaller value of r results in smaller non-zero bands in the matrices. However, in order
to improve the numerical conditioning of the problem, in some circumstances it may be
preferable to increase the nilpotency index beyond the controllability index of the plant,
especially since any r smaller than N −1 provides an improvement over the standard con-
densed approach1. A methodology that allows trading computational time and memory
requirements for numerical conditioning of the resulting optimization problem could be a
target for future research.
1Note that r ≤ nx will always hold.
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5 Hardware Acceleration of
Floating-Point Interior-Point Solvers
For a broad range of control applications that could benefit from employing predictive
control, the cost and power requirements of the general purpose computing platforms
necessary to meet hard real-time requirements are unfavourable. Alternative and more
efficient computational methods could enable the use of MPC to be extended. In this
chapter the focus is on custom circuits designed specifically for interior-point methods for
predictive control. Interior-point methods can handle different classes of MPC problems
and their performance is generally equally reliable regardless of the type of constraints or
condition number of the problem. However, the large numerical dynamic range exhibited
in most variables of the algorithm imposes the use of floating-point arithmetic. FPGAs
are especially well suited to this application due to the large amount of computation for
a small amount of I/O. In addition, unlike a general-purpose implementation, an FPGA
can provide the precise timing guarantees required for interfacing the controller to the
physical system. Unlike many embedded microprocessors, an FPGA does not preclude
the use of standard double precision arithmetic. However, single precision arithmetic is
used to reduce the number of hardware resources required, since this significantly reduces
the size, cost and power consumption of the FPGA device needed to realise the design.
In recent years there have been several FPGA implementations of interior-point solvers
for control. Most of the proposed case studies have been for low-dimensional systems –
a domain in which explicit MPC could also potentially be an option. In addition, all
the implementations to date employ the condensed MPC formulation, which is simpler to
implement due to the dense nature of the matrix operations but has significant disadvan-
tages, especially for medium to large problems (refer to Chapter 4). Besides, in most prior
work the focus has been on demonstrating feasibility while no comparison with respect to
state-of-the-art solvers for general-purpose platforms has been attempted.
The parameterisable hardware architecture, for solving sparse non-condensed MPC
problems, presented in this paper has the objective of maximising throughput. As a con-
sequence, the design has several interesting characteristics that will be discussed further
in Chapter 7. Most of the acceleration is achieved through a parallel implementation of
the minimum residual (MINRES) algorithm used to solve the system of linear equations
occurring at each iteration of the interior-point algorithm. The implementation yields
more than one order of magnitude improvements in solution times compared to a software
implementation of the same algorithm running on a desktop platform. It is also shown
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that by considering that the QPs come from a control formulation, it is possible to make
heavy use of the sparsity and structure in the problem to save computations and reduce
memory requirements by 75%.
The proposed architecture is evaluated with a detailed case study on the application
of FPGA-based MPC for the control of a large airliner. Whilst arguments for the use of
MPC in flight control can be found in [57, 70, 140], the focus here is on the FPGA-based
methodology for implementation of the optimisation scheme rather than tuning controller
parameters or obtaining formal certificates of stability for which a mature body of theory
is already available. This case study considers a significantly larger plant model than all
prior FPGA-based implementations, and since this plant model is open-loop unstable, is
more numerically challenging. Furthermore, a complete system-on-a-chip implementation
is presented where the target calculator and observer are also implemented on-chip and
the data transfers with the outside world are handled by a Xilinx MicroBlaze soft-core
processor [235]. It should be noted that in contrast to [20, 220, 240] where the custom
circuit is used as an accelerator for parts of the QP solver with the rest implemented in
software on a conventional processor, the present design uses the MicroBlaze solely as
a means of bridging communication, and this could be replaced with a custom interface
layer to suit the demands of a given application. This implementation is also capable of
running reliably at higher clock rates than prior designs.
To demonstrate the flexibility in the trade-off between control performance and solution
time, a numerical study is performed to investigate the nature of the compromise between
the number of iterations of the inner MINRES algorithm, and the effect of oﬄine model
scaling and online matrix preconditioning, all of which directly influence the total solution
time and the solution quality, both in terms of fidelity of the computed control input with
respect to that obtained from a standard QP solver, and in terms of the resulting closed
loop control performance. Despite using single precision arithmetic, the proposed design
using oﬄine scaling and online preconditioning, running on an FPGA with the circuit
clocked at 250 MHz compares favourably in terms of solution quality and latency to more
commonly used matrix factorisation-based algorithms implemented in double precision
arithmetic running on a conventional PC at gigahertz clock frequencies.
Outline
The chapter starts by justifying the choice of optimization algorithm over other alternatives
for solving QPs in Section 5.1. Previous attempts at implementing optimization solvers in
hardware are examined and compared with the proposed approach in Section 5.2. A brief
analysis of the complexity of the different stages of the chosen interior-point algorithm is
presented in 5.3 to set the scene for the detailed analysis of the parameterisable hardware
architecture in Section 5.4. General performance results are presented in Section 5.5 and
Section 5.6 presents the detailed airliner case study that includes a numerical investigation.
Finally, Section 5.7 summarises open questions in this area. Table 5.10, at the end of the
chapter, includes a list of symbols for easy reference.
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5.1 Algorithm choice
Different factors can motivate the choice of algorithm for a custom hardware design in
comparison to those important for a software implementation. In sequential software, a
smaller flop count leads to shorter algorithm runtimes in the absence of cache effects.
In hardware it is the ratio of parallelisable work to sequential work that determines the
potential speed of an implementation. Furthermore, the proportion of different types of
operations can also be an important factor. Multiplication and addition have lower latency
and use fewer hardware resources than division or square root operations. All of these
aspects, often unfamiliar to the software or application engineer play an important role in
hardware design.
Modern methods for solving QPs, which involve solving systems of linear equations, can
be classified into interior-point or active-set methods, each exhibiting different properties
that make them suitable for different purposes. The worst-case complexity of active-set
methods increases exponentially with the problem size, often leading to a large variance
in the number of iterations needed to achieve a certain accuracy. In embedded control
applications there is a need for guarantees on real-time computation, hence the polynomial
complexity and more predictable execution time exhibited by interior-point methods is a
more attractive feature. In addition, the size of the linear systems that need to be solved at
each iteration in an active-set method changes depending on which constraints are active
at any given time. In a hardware implementation, this is problematic since all iterations
need to be executed on the same fixed architecture. Interior-point methods are a better
option for our needs because they maintain a constant predictable structure, which is
easily exploited.
Logarithmic-barrier [25] and primal-dual [228] are two competing interior-point meth-
ods. From the implementation point of view, a difference to consider is that the logarithmic-
barrier method requires an initial feasible point with respect to the inequality constraints
(4.3d)-(4.3e) and the method fails if an intermediate solution falls outside of the feasible
region. In infinite precision this is not a problem, since both methods stay in the interior
of the feasible region provided they start inside it. In a real implementation, finite pre-
cision effects may lead to infeasible iterates, so in that sense the primal-dual method is
more robust. Moreover, with infeasible primal-dual interior-point methods [228] there is
no need to implement a Phase I procedure [25], which would require additional hardware,
to initialize the algorithm with a feasible point.
Mehrotra’s primal-dual algorithm [148] has proven very efficient in software implemen-
tations. The algorithm solves two systems of linear equations with the same coefficient
matrix at each iteration, thereby reducing the overall number of iterations. However,
the benefits can only be attained by using factorization-based methods for solving linear
systems, since the factorization can be computed only once and reused for different right-
hand sides. Previous work [21,136] suggests that iterative linear solvers can be preferable
over direct (factorisation-based) methods in this context, despite the problem sizes being
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small in comparison to the problems for which these methods have been used historically.
Firstly, matrix-vector multiplication accounts for most of the computation at each itera-
tion, an operation offering multiple parallelisation opportunities. Secondly, there are few
division and square root operations compared to factorisation-based methods. Finally,
these methods allow one to trade off accuracy for computational time by varying the num-
ber of iterations. In fact, a relatively small number of iterations can be sufficient to obtain
adequate accuracies in many cases, as shown in the airliner case study in Section 5.6.
Because these methods do not allow one to amortise work when solving for different right
hand sides, a simple primal-dual interior-point algorithm [226], where a single system of
equations is solved per iteration, is employed instead of Mehrotra’s predictor-corrector
algorithm [148], which is found in most software packages (e.g. the state-of-the-art code
generation tools CVXGEN [146] and FORCES [49] for embedded interior-point solvers
customised to specific problem structures). Specifically, we employ Algorithm 1 to solve
a non-condensed QP in the form (4.6). The primal-dual interior-point algorithm uses
Newton’s method [25] for solving the nonlinear KKT optimality conditions (2.8)-(2.9).
The method solves a sequence of related linear problems. At each iteration, three tasks
need to be performed: linearisation around the current point (Line 2), solving the resulting
saddle-point linear system to obtain a search direction (Line 3), and performing a line
search to update the solution to a new point (Line 6). A standard backtracking line
search algorithm is used, with the backtracking parameter set to 0.5 and a maximum of
20 line search iterations. For more details on the derivation of the algorithm, refer to
Section 2.2.1. Rather than checking a termination criterion, the number of interior-point
iterations is fixed a priori since that would be the prefered practice in a deterministic
real-time environment. A detailed investigation into the number of iterations needed by
interior-point methods is not the subject of this thesis.
In order to accelerate the convergence of the iterative linear solver for Line 3 in Algo-
rithm 1, it is sometimes necessary to employ a preconditioner. The hardware architecture
provides support for diagonal preconditioning, i.e. instead of solving the linear system
Akξk = bk, we solve
MkAkMkyk =Mkbk
⇔ A˜kyk = b˜k ,
where Mk is a diagonal matrix with positive entries computed at each iteration. The
solution to the original problem is recovered by computing ξk = Mkyk. The hardware
implementation is outlined in Section 5.4.4 and the numerical effect of a particular pre-
conditioner on the airliner case study is described in Section 5.6.
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Algorithm 1 Primal dual interior point algorithm.
Require: z0 = 0.05, ν0 = 0.3, λ0 = 1.5, s0 = 1.5, σ = 0.35.
1: for k = 0 to IIP − 1 do
2: Linearization Ak := Aˆ+
[
Φk 0
0 0
]
, bk :=
[
rzk
rνk
]
where
Aˆ :=
[
H F T
F 0
]
, Φk := G
TW−1k G, W
−1
k := ΛkS
−1
k
rzk := −Φkzk − h− F T νk −GT (λk − ΛkS−1k g + σµks−1k ),
rνk := −Fzk + f,
µk :=
λTk sk
|I| as defined in (2.11).
3: Solve Akξk = bk for ξk :=
[
∆zk
∆νk
]
4: ∆λk := ΛkS
−1
k (G(zk + ∆zk)− g) + σµks−1k
5: ∆sk := −sk − (G(zk + ∆zk)− g)
6: Line Search αk := max(0,1] α :
[
λk + α∆λk
sk + α∆sk
]
> 0
7: (zk+1, νk+1, λk+1, sk+1) = (zk, νk, λk, sk) + αk(∆zk,∆νk,∆λk,∆sk)
8: end for
5.2 Related work
There have been several previous FPGA implementations of QP solvers for predictive
control. The suitability of each method for FPGA implementation was studied in [120]
with a sequential implementation, highlighting the advantages of interior-point methods
for larger problems. Occasional numerical instability was also reported, having a greater
effect on active-set methods.
A first hardware implementation of explicit MPC, based on parametric programming,
was described in [109] and since then there have been many works focusing on this problem,
e.g. [35, 179]. Explicit MPC is naturally less vulnerable to reduced precision effects, and
can achieve high performance for small problems, with sampling intervals on the order
of microseconds being reported in [109]. However, the memory and computational re-
quirements typically grow exponentially with the problem dimension, making the scheme
unattractive for handling larger problems. For instance, a problem with six states, two
inputs, and two steps in the horizon required 63 MB of on-chip memory in [109], whereas
our implementation would require less than 1 MB. In this thesis we only consider online
numerical optimization, thereby addressing problems with more than four states.
The challenge of accelerating linear programs (LPs) on FPGAs was addressed in [12]
and [125]. [12] proposed a deeply pipelined architecture based on the Simplex method.
Speed-ups of around 20x were reported over state-of-the-art LP software solvers, although
the method suffers from active-set pathologies when operating on large problems. Accel-
eration of collision detection in graphics processing was targeted in [125] with an interior-
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point implementation based on Mehrotra’s algorithm [148] using single-precision floating
point arithmetic. The resulting optimization problems were small; the implementation
in [125] solves linear systems of order five at each iteration.
In terms of hardware QP solver implementations, as far as the author is aware, all previ-
ous work has also targeted MPC applications. The feasibility of implementing QP solvers
for MPC applications on FPGAs was demonstrated in [132] with a sequential Handel-C
implementation. The design was revised in [131] with a fixed-area design that exploits
modest levels of parallelism in the interior-point method to approximately halve the clock
cycle count. The implementation was shown to be able to respond to disturbances and
achieve sampling periods comparable to stand-alone Matlab executables for a constrained
aircraft example with four states, one input, and three steps in the horizon. A comparison
of the reported performance with the performance achieved by our design on a problem of
the same size is given in Table 5.1. In terms of scalability, the performance becomes sig-
nificantly worse than the Matlab implementation as the size of the optimization problem
grows. This could be a consequence of solving systems of linear equations using Gaussian
elimination, which can be inefficient for handling large matrices. In contrast, our circuit
becomes more efficient as the size of the optimization problem grows (refer to Section 5.4).
A design consisting of a soft-core (sequential) processor attached to a co-processor used
to accelerate computations that allowed data reuse was presented in [115], addressing the
implementation of MPC on very resource-constrained embedded systems. The empha-
sis was on minimizing the resource usage and power consumption. Again, a soft-core
processor was used in [32] to execute a C implementation of the QP solver and demon-
strate the performance on a two-state drive-by-wire system. In [20, 220, 240], a mixed
software/hardware implementation is used where the core matrix computations are car-
ried out in parallel custom hardware, whilst the remaining operations are implemented in
a general purpose microprocessor. The performance was evaluated on two-state systems.
In contrast, in [240] the numerically intensive linear solvers were implemented in software
while custom accelerators were used for the remaining operations. In this case, a motor
servo system with two states was used as a case study. The use of non-standard number
Table 5.1: Performance comparison for several examples. The values shown represent com-
putational time per interior-point iteration. The throughput values assume that
there are many independent problems available to be processed simultaneously.
Ref. Example
Original Our Implementation
Implementation Latency Throughput
[131]
Citation
330µs 185µs 8.4µs
Aircraft
[220]
Rotating
450µs 85µs 2.5µs
Antenna
[220]
Glucose
172µs 60µs 1.4µs
Regulation
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Table 5.2: Characteristics of existing FPGA-based QP solver implementations
Year Ref. Number Method QP Design Implementation Clock QP size
format Form Entry Architecture Freq. nv nc
2006 [132] float32 PD-IP D Handel-C custom HW 25 3 60
2008 [131] float32 PD-IP D Handel-C custom HW 25 3 52
2009 [120] float32 Active Set D Handel-C custom HW 25 3 52
2009 [115] float32 PD-IP D C/VHDL 100 - -
2009 [113] float32 Active Set D ASIC/FPGA - - - -
2009 [220] LNS16 log-barrier IP D C/Verilog 50 3 6
2011 [11] fixed Mehrotra IP D AccelDSP custom HW 20 3 6
2011 [34] fixed/float Hildreth D – custom core – – –
2011 [224] float23 log-barrier IP D VHDL custom HW 70 12 24
2012 [240] float32 Active set D C/Verilog HW/PowerPC 100 3 6
2012 [225] float24 Active set D VHDL custom HW 70 12 24
2012 [150] float18 log-barrier IP D VHDL custom HW 70 16 32
2012 [32] float32 Dual D C/C++ soft-core 150 3 6
2012 thesis float32 PD-IP S VHDL custom HW 250 377 408
D and S denote dense and sparse formulations, respectively, whereas ‘–’ indicates data not reported in publication,
and N/A denotes that the field is not applicable. HW denotes hardware. “Soft-core” indicates vendor provided
sequential soft processor, whilst “custom core” indicates a user-designed soft processor. Symbols nv and nc denote
the number of decision variables and number of inequality constraints, respectively.
representations was studied in [34] with a hybrid fixed-point floating-point architecture
and a non-standard MPC formulation tested on a satellite example with six states. This
trend was followed in [11] with a full fixed-point implementation, although no analysis or
guarantees are provided for handling the large dynamic range manifested in interior-point
methods. The hardware implementation of MPC for non-linear systems was addressed
in [113] with a sequential QP solver. The architecture contained general parallel compu-
tational blocks that could be scaled depending on performance requirements. The target
system was an inverted pendulum with four states, one input and 60 time steps, however,
there were no reported performance results. The trade-off between data word-length,
computational speed and quality of the applied control was explored in an experimental
manner. Recently, active-set [225] and interior-point [150,224] architectures were proposed
by the same authors using (very) reduced precision floating-point arithmetic and solving a
condensed QP with impressive computation times, while demonstrating its feasibility on
an experimental setup with a 14th order SISO open-loop stable vibrating beam. Most of
the proposed case studies for online optimization-based FPGA controllers have been for
low-dimensional systems – a domain in which explicit MPC could also potentially be an
option.
Table 5.2 summarizes the characteristics of FPGA-based MPC implementations up until
2012, highlighting moderate progress in the last six years. A common trend is the use
of dense QP formulations in contrast with the current trends in research for structure-
exploiting optimization algorithms for predictive control. The case studies presented in
this chapter are orders of magnitude larger and faster than previous implementations.
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5.3 Algorithm complexity analysis
In this section the complexity of the different operations at each iteration of Algorithm 1
is analyzed to help design of an efficient custom architecture for this algorithm.
The first task is to compute the coefficients of matrix Ak, which, after appropriate
interleaving of the primal and dual variables z and ν, has the following structure:
−Inx
−Inx Q0 S0 ATd
ST0 R0 B
T
d S
−
1
Ad Bd −Inx
S−1 −Inx Q1 S1 ATd
ST1 R1 B
T
d S
−
2
Ad Bd −Inx
S−2
. . .
−Inx QN−1 SN−1 ATd
STN−1 RN−1 B
T
d
Ad Bd −Inx
−Inx QN

,
where the non-constant blocks that need to be computed are defined as:
QN := QN + J
T
NWNJN , Qi := Q+ JTWiJ, i = 0, 1, . . . , N − 1,
Ri := R+ E
TWiE + (E−)TWi+1E−, i = 0, 1, . . . , N − 1,
Si := S + J
TWiE, i = 0, 1, . . . , N − 1,
S−i := (E
−)TWi+1J, i = 1, . . . , N − 1,
where Wi ∈ Rl×l are diagonal blocks of Wk.
The complexity for computing the coefficient matrix depends on the type of constraints.
When there are are no input-rate constraints or the state has been augmented to handle
them, E− = 0, so S−i = 0 for all i. If the constraints are separable in state and input
constraints, JTWiE and ETWiJ are zero, hence Si = S for all i and does not need to
be computed. A common situation is having upper and lower bounds on the inputs and
states of the system. In this case, computing the matrix triple products JTWiJ and
ETWiE consists of only 2nx and 2nu additions, respectively. Of course, if there are no
state constraints, Qi = Q. Instead, if there are general state constraints, J
TWiJ consists
of two small matrix row updates plus two small matrix-matrix multiplications.
The coarser structure of H, F and G can also be used when calculating the vectors rzk, r
ν
k ,
∆λk and ∆sk. This leads to having to compute many small matrix-vector multiplications
in standard and transposed form. The backtracking line search requires 4Ils |I| fairly
regular operations, where Ils is the number of allowed line search iterations.
Exploiting the finer matrix structure in a software implementation would involve com-
plex array index arithmetic, possibly resulting in non-coherent memory reads. In a general-
purpose processor, this will lead to an increased number of cache misses. Moreover, hav-
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ing to perform many small matrix-vector multiplications means that there will be many
transfers of small blocks of data across the memory hierarchy resulting in time overheads.
However, in custom hardware there is a flexible memory subsystem that can be designed
such that data is always available when and where is it needed, improving data locality
and fully avoiding cache misses. Furthermore, if appropriate support is provided, there
is no difference whether matrix data is accessed by row or by column, hence standard
and transposed multiplications with the same matrix are equally efficient, which is not
generally the case in a general-purpose machine.
When solving Akξk = bk using an iterative method, most of the computations are asso-
ciated with computing a structured matrix-vector product. This kind of computation can
be carried out efficiently in a microprocessor, especially if the whole matrix can be accom-
modated inside the processor cache, as there will be next to no main memory accesses. In
addition, DSPs and some general-purpose processors include explicit hardware support for
carrying out a multiply-accumulate instruction in one cycle. However, sequential software
cannot take advantage of the easy parallelization opportunities available for this compu-
tation. A GPU’s instruction set architecture is potentially a good match for accelerating
matrix-vector multiplication. However, the lack of independence between additions in a
dot-product calculation limits the speed-up achievable with a GPU architecture when the
size of the matrix, or the number of independent dot-products, is not very large. A custom
datapath can best exploit the dataflow in this computation, allowing wider parallelization
and efficient deep pipelining.
5.4 Hardware architecture
This section describes the main architectural details for the design of the solver for prob-
lem (4.6), which is implemented using VHDL and Xilinx IP-cores for floating point arith-
metic and RAM structures. The implementation is split into two distinct blocks: one
block accelerates solving the linear equations in Line 3 of Algorithm 1 implementing a
parallel MINRES solver; the other block computes all the remaining operations.
5.4.1 Linear solver
Most of the computational complexity in each iteration of the interior-point method is
associated with solving the system of linear equations Akξk = bk. After appropriate row
re-ordering, matrix Ak becomes banded (5.1) and symmetric but indefinite, i.e. it has
both positive and negative eigenvalues. The size and half-bandwidth of Ak in terms of the
control problem parameters are given respectively by
Z := N(2nx + nu) + 2nx, (5.1a)
M := 2nx + nu. (5.1b)
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Figure 5.1: Hardware architecture for computing dot-products. It consists of an array
of 2M − 1 parallel multipliers followed by an adder reduction tree of depth
dlog2(2M−1)e. The rest of the operations in a MINRES iteration use dedicated
components. Independent memories are used to hold columns of the stored
matrix Ak (refer to Section 5.4.3 for more details). z−M denotes a delay of M
cycles.
Notice that the number of constraints per stage l does not affect the size of Ak, which will
be shown to determine the total runtime in certain scenarios. This is another important
difference between this design and previous hardware MPC implementations.
The MINRES method is a suitable iterative algorithm for solving linear systems with
indefinite symmetric matrices [63]. At each MINRES iteration, a matrix-vector multi-
plication accounts for the majority of the computations. This kind of operation is easy
to parallelize and consists of multiply-accumulate instructions, which are known to map
efficiently into hardware in terms of resources.
In [21] the authors propose an FPGA implementation for solving this type of linear
systems using the MINRES method, reporting speed-ups of around one order of magni-
tude over software implementations. Most of the acceleration is achieved through a deeply
pipelined dedicated hardware block (shown in Figure 5.1) that parallelizes dot-product op-
erations for computing the matrix-vector multiplication in a row-by-row fashion. We use
this architecture in our design with a few modifications to customize it to the special char-
acteristics of the matrices that arise in MPC. Notice that the size of the dot-products that
are computed in parallel is independent of the control horizon length N (refer to (5.1b)),
thus computational resource usage does not scale with the horizon length.
5.4.2 Sequential block
The remaining operations in the interior-point iteration (Lines 2 and 4–7 in Algorithm 1)
are undertaken by a separate hardware block, which we call Stage 1. The resulting two-
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PARALLEL
LINEAR
SOLVER
CONTROL 
BLOCK
RAM
RAM
RAM
RAM
Ak ⇠k
bk
x
u⇤0(x)
Figure 5.2: Proposed two-stage hardware architecture. Solid lines represent data flow and
dashed lines represent control signals. Stage 1 performs all computations apart
from solving the linear system. The input is the current state measurement x
and the output is the next optimal control move u∗0(x).
stage architecture is shown in Figure 5.2.
Since the linear solver will provide most of the acceleration by consuming most resources
it is vital that it remains busy at all times to achieve high computational efficiency. Hence,
the parallelism in Stage 1 is chosen to be the smallest possible such that the linear solver
is always active. Notice that if both blocks are to be doing useful work at all times, while
the linear system for a specific problem is being solved, Stage 1 has to be operating on
another independent problem. In Chapter 7, several new MPC algorithms are proposed
to make use of this feature.
When computing the coefficient matrix Ak, only the diagonal matrix Wk changes from
one iteration to the next, thus the complexity of this calculation is small relative to solving
linear equations. If the structure of the problem is taken into account, we find that
the remaining calculations in an interior-point iteration are all sparse and very simple
compared to solving the linear system. Comparing the computational count of all the
operations to be carried out in Stage 1 with the latency of the parallel linear solver when
running for Z iterations, we come to the conclusion that for most control problems of
interest (medium to large problems), the optimum implementation of Stage 1 is sequential,
as this will be enough to keep the linear solver busy at all times. This is a consequence
of the latency of the linear solver being Θ(N2) [21], whereas the number of operations in
Stage 1 is only Θ(N). Since O(N) resources are being used in the linear solver, only a
constant (in this case small) amount of resources is needed to balance computation times
in both hardware blocks, and thus achieve high computational efficiency.
As a consequence, Stage 1 will be idle most of the time for large problems. This is
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Figure 5.3: Floating point unit efficiency of the different blocks in the design and overall
circuit efficiency with nu = 3, N = 20, and 20 line search iterations. For one
and two states, three and two parallel instances of Stage 1 are required to keep
the linear solver active, respectively. The linear solver is assumed to run for Z
iterations.
indeed the situation observed in Figure 5.3, where we have defined the floating point unit
efficiency as
floating point computations per iteration
#floating point units× cycles per iteration .
For very small problems it is possible that Stage 1 will take longer than solving the linear
system. In these cases, in order to avoid having the linear solver idle, another instance of
Stage 1 is synthesized to operate in parallel with the original instance and share the same
control block. For large problems, only one instance of Stage 1 is required. The efficiency
of the circuit increases as the problems become larger as a result of the dot-product block,
which is always active by design, consuming a greater portion of the overall resources.
Datapath
The computational block performs any of the main arithmetic operations: addition, sub-
traction, multiplication and division. Xilinx Core Generator [230] was used to generate
highly optimized single-precision floating point units with maximum latency to achieve a
high clock frequency. Extra registers were added after the multiplier to match the latency
of the adder for synchronization, as these are the most common operations. The latency
of the divider is much larger (27 cycles) than the adder (12 cycles) and the multiplier (8
cycles), therefore it was decided not to match the delay of the divider path, as it would
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Table 5.3: Total number of floating point units in the circuit in terms of the parameters
of the control problem. This is independent of the horizon length N . i is the
number of parallel instances of Stage 1, which is 1 for most problems.
Stage 1 3i
Dot-product (linear solver) 8nx + 4nu − 3
Other (linear solver) 27
Total 8nx + 4nu + 24 + 3i
increase the length of the execution pipeline and will reduce our flexibility for ordering
computations. Idle instructions were inserted whenever division operations were needed,
namely only when calculating Wk and s
−1
k .
Comparison operations are also required for the line search method (Line 6 of Algo-
rithm 1), however this is implemented by repeated comparison with zero, so only the sign
bit needs to be checked and a full floating-point comparator is not needed.
The total number of floating point units in the circuit is given by Table 5.3. There
are only three units per instance of Stage 1, which explains the behaviour observed in
Figure 5.3.
Control block
Since the same computational units are being reused to perform many different operations,
the necessary control is rather complex. The control block needs to provide the correct
sequence of read and write addresses for the data RAMs, as well as other control signals,
such as computation selection. An option would be to store the values for all control
signals at every cycle in a program memory and have a counter iterating through them.
However, this would take a large amount of memory. For this reason it was decided to
trade a small increase in computational resources for a much larger decrease in memory
requirements using complex instructions.
Frequently occurring memory access patterns have been identified and a dedicated ad-
dress generator hardware block has been built to generate them from minimum storage.
Each pattern is associated with a control instruction. Examples of these patterns are: sim-
ple increments a, a+1, ..., a+ b and the more complicated read patterns needed for matrix
vector multiplication (standard and transposed). This approach allows storing only one
instruction for a whole matrix-vector multiplication or for an arbitrary long sequence of
additions.
The resulting sequential machine with custom complex instructions is close to 100%
efficient, i.e. there are no cache misses or pipeline stalls, so a useful result is produced
at every clock cycle. Control instructions to perform line search and linearization for one
problem were stored. The sequence of instructions can be modified according to the type
of constraints, to calculate the preconditioner M (if needed), and to recover the search
direction from the result for the preconditioned system given by the linear solver. Since
very few elements in Φk are changing from iteration to iteration, the updating of the
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preconditioner M is not costly. When the last instruction is reached, the counter goes
back to instruction 0 and iterates again for the next problem with the appropriate offsets
being added to the control signals.
Memory subsystem
Separate memory blocks were used for data and control instructions, allowing simulta-
neous access and different word-lengths in a similar way to a Harvard microprocessor
architecture. However, in our circuit there are no cache misses and a useful result can
be produced almost every cycle. The data memories are divided in two blocks, each one
feeding one input of the computational block. The intermediate results can be stored in
any of these simple dual-port RAMs for flexibility in ordering computations. The memory
to store the control instructions is divided into four single port ROMs corresponding to
read and write addresses of each of the data RAMs. The responsibility for generating the
remaining control signals is spread out over the four blocks.
5.4.3 Coefficient matrix storage
When implementing an algorithm in software, a large amount of memory is available for
storing intermediate results. In FPGAs, there is a very limited amount of fast on-chip
memory, around 4.5MBytes for high-end memory-dense Xilinx Virtex-6 devices [229]. If
a particular design requires more memory than available on chip, there are two negative
consequences. Firstly, if the size of the problems we can process is limited by the available
on-chip memory, it means that the computational capabilities of the device are not being
fully exploited, since there will be underutilised logic and DSP blocks. Secondly, if we
were to try to overcome this problem by using off-chip memory, the performance of the
circuit is likely to suffer since off-chip memory accesses are slow compared to the on-chip
clock frequency. Specifically, for iterative linear solvers, if the coefficient matrix has to be
loaded from off-chip memory at every iteration, the performance will be limited by memory
bandwidth regardless of the amount of parallelisation employed. By taking into account
the special structure of the matrices that are fed to the linear solver in the context of MPC,
we can substantially reduce memory requirements so that this issue affects a smaller subset
of problems.
The matrix Ak is banded and symmetric (after re-ordering). On-chip buffering of these
type of matrices using compressed diagonal storage (CDS) can achieve substantial memory
savings with minimum control overhead in an FPGA implementation of the MINRES
method [22]. The memory reductions are achieved by only storing the non-zero diagonals
of the original matrix as columns of the new compressed matrix. Since the matrix is also
symmetric, only the right hand side of the CDS matrix needs to be stored, as the left-hand
columns are just delayed versions of the stored columns. In order to achieve the same result
when multiplying by a vector, the vector has to be aligned with its corresponding matrix
components. It turns out that this is achieved by shifting the vector by one position at
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nx
2nx + nu
(a) CDS matrix
N(2nx + nu)
(b) original matrix
Figure 5.4: Structure of original and CDS matrices showing variables (black), constants
(dark grey), zeros (white) and ones (light grey) for nu = 2, nx = 4, and N = 8.
every clock cycle, which has a simple implementation in the form of a serial-in parallel-out
shift register (refer to Figure 5.1).
The method described in [22] assumes a dense band; however, it is possible to achieve
further memory savings by exploiting the time-invariance and multi-stage structure of the
MPC problem further. The structure of the original matrix and corresponding CDS matrix
for a small MPC problem with bound input constraints and general state constraints are
shown in Figure 5.4, showing variables (elements that can vary from iteration to iteration
of the interior-point method) and constants.
The first observation is that non-zero blocks are separated by layers of zeros in the
CDS matrix. It is possible to only store one of these zeros per column and add common
circuitry to generate appropriate sequences of read addresses, i.e.
0, 0, · · · , 0, 1, 2, · · · , nu + nx, 0, 0, · · · , 0, nu + nx + 1, nu + nx + 2, · · · , 2(nu + nx)
The second observation is that only a few diagonals adjacent to the main diagonal vary
from iteration to iteration, while the rest remain constant at all times. This means that
only a few columns in the CDS matrix contain varying elements. This has important
implications, since in the MINRES implementation [21], matrices for all problems that
are being processed simultaneously (see Section 5.5) have to be buffered on-chip. These
memory blocks have to be double in size to allow writing the data for the next problems
while reading the data for the current problems. Constant columns in the CDS matrix are
common for all problems, hence the memories used to store them can be much smaller.
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Finally, constant columns mainly consist of repeated blocks of size 2nx + nu (where nx
values are zeros or ones), hence further memory savings can be attained by only storing
one of those blocks per column.
A memory controller for the variable columns and another memory controller for the
constant columns were created in order to be able to generate the necessary access patterns.
The impact on the overall performance is negligible, since these controllers consume few
resources compared with floating point units and they do not slow down the circuit.
If we consider a dense band, storing the coefficient matrix using CDS would require
2P (N(2nx + nu) + 2nx)(2nx + nu)
elements, where P is the number of problems being processed simultaneously (see Sec-
tion 5.5). By taking into account the sparsity of matrices arising in MPC, it is possible to
only store
2P (1 +N(nu + nx) + nx)nx + (1 + nu + nx)(nu + nx)
elements. Figure 5.5 compares the memory requirements for storing the coefficient matri-
ces on-chip when considering: a dense matrix, a banded symmetric matrix and an MPC
matrix (all in single-precision floating-point). Memory savings of approximately 75% can
be incurred by considering the in-band structure of the MPC problem compared to the
standard CDS implementation. In practice, columns are stored in BlockRAMs of discrete
sizes, therefore actual savings can vary in an FPGA implementation. Observe that ex-
ploitation of this kind of structure would not have been possible with factorization-based
methods due to fill-in effects.
5.4.4 Preconditioning
Two options for implementing online preconditioning can be considered. The first op-
tion is to compute the preconditioned matrix A˜k in the sequential block and store it in
the linear solver. This requires no extra computational resources; however, it imposes a
significant extra computational load on the sequential block, which can slow down the
overall execution and lead to low computational efficiency. It also prohibits the use of
the customised reduced storage scheme just presented, since the non-zero elements that
were previously constant between iterations are no longer constant in the preconditioned
matrix.
The second option, which the present implementation adopts, only computes the pre-
conditioner M in the sequential block. The original matrix Ak is stored in RAM in the
linear solver block, and the preconditioner is applied on-the-fly by a bank of multipliers
inserted at the memory output, as shown by Figure 5.6. This requires approximately
three times as much computation per MINRES iteration; however, this computation is
not on the critical path, i.e. memories storing the matrix can be read earlier, so the pre-
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Figure 5.5: Memory requirements for storing the coefficient matrices under different
schemes. Problem parameters are nu = 3 and N = 20. l does not affect
the memory requirements of Ak. The horizontal line represents the memory
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Figure 5.6: Online preconditioning architecture. Each memory unit stores one diagonal of
the matrix.
conditioning procedure has no effect on execution speed. The reduced storage scheme is
retained at the cost of a significant increase in the number of multipliers. There is a clear
trade-off between the extra resources needed to implement this procedure (see Table 5.8
in Section 5.6) and the amount of acceleration gained through a reduction in iteration
count, which is again investigated in Section 5.6.
5.5 General performance results
In this section the focus is on investigating the scaling of performance and resource require-
ments with the problem dimension. A general problem setup with no preconditioning and
dense state constraints is assumed and the performance is compared to a software micro-
processor implementation of the same algorithm to evaluate the efficiency of the hardware
design. In Section 5.6, the performance will be evaluated in detail in the context of a real-
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istic benchmark for a specific instance of the solver and compared against state-of-the-art
solutions.
5.5.1 Latency and throughput
Another benefit of FPGA technology for real-time applications is the ability to provide
cycle accurate computation time guarantees. For the current design, computation time is
given by
IIPPZ(IMR + c)
fc
seconds, (5.2)
where fc is the FPGA clock frequency and c is related to the proportion of time spent by
the sequential block relative to the linear solver and varies with different implementations.
IIP and IMR are the number of interior-point and MINRES iterations, respectively, and
P :=
⌈
2Z +M + 12dlog2(2M − 1)e+ 230
Z
⌉
. (5.3)
For details on the derivation of (5.3), refer to [21]. The linear term results from the row by
row processing for the matrix-vector multiplication (Z dot-products) and serial-to-parallel
conversions – one of order Z and another of order M , whereas the logarithmic term arises
from the depth of the adder reduction tree in the dot-product block. The constant term
comes from the other operations in the MINRES iteration.
If one’s objective is to maximize throughput to maximize hardware efficiency, then
c = IMR, since the latency of both main hardware blocks has to be the same. In that
time the controller will be able to output the result to 2P problems (refer to Chapter 7 for
more details on how to exploit this feature). It is important to note that P converges to
a small number (P = 3) as the size of Ak increases, thus for large problems only 2P = 6
independent threads are required to fully utilize the hardware.
5.5.2 Input/output requirements
Stage 1 is responsible for handling the chip I/O. The block reads the current state mea-
surement x as nx 32-bit floating point values sequentially through a 32-bit parallel input
data port. Outputting the nu 32-bit values for the optimal control move u
∗
0(x) is handled
in a similar fashion. When processing 2P problems, the average I/O requirements are
given by
2P (32(nx + nu))
Latency given by (5.2)
bits/second.
For the range of problems that we have considered in this section, the I/O requirements
range from 0.2 to 10 kbits/second, which is well within any standard FPGA platform
interface, such as PCI Express. The combination of a very computationally intensive task
with very low I/O requirements, highlights the affinity of the FPGA for MPC computation.
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Figure 5.7: Resource utilization on a Virtex 6 SX 475T (nu = 3, N = 20, P given by (5.3)).
5.5.3 Resource usage
The design was synthesized using Xilinx XST and placed and routed using Xilinx ISE 12
targeting a Virtex 6 SX 475T FPGA [229]. Figure 5.7 shows the different resources scaling
with problem size. For fixed nu and N , the number of floating point units is Θ(nx),
illustrated by the linear growth in registers, look-up tables and embedded DSP blocks.
The memory requirements are Θ(n2x), which explain the quadratic asymptotic growth
observed in Figure 5.7. The jumps occur when the number of elements to be stored in the
RAMs for variable columns exceeds the size of Xilinx BlockRAMs. The number of QP
problems being processed simultaneously only affects the memory requirements.
5.5.4 FPGA vs software comparison
Post place-and-route results showed that a clock frequency above 250MHz is achievable
with very small variations for different problem sizes, since the critical path is inside the
control block in Stage 1. Figure 5.8 shows the latency and throughput performance of
the FPGA and latency results for a microprocessor implementation. For the software
benchmark, we have used a direct C sequential implementation, compiled using GCC -O4
optimizations running on a Intel Core2 Q8300 with 3GB of RAM, 4MB L2 cache, and a
clock frequency of 2.5GHz running Linux. Note that for matrix operations of this size, this
approach produces better performance software than using libraries such as Intel MKL.
The FPGA implementation starts to outperform the microprocessor as soon as there
is enough parallelism to overcome the clock frequency disadvantage (this happens when
nx > 3 for the considered problem dimensions). The performance gap widens as the size of
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Figure 5.8: Performance comparison showing measured performance of the CPU, nor-
malised CPU performance with respect to clock frequency, and FPGA per-
formance when solving one problem and 2P problems given by (5.3). Problem
parameters are nu = 3, N = 20, and fc = 250MHz.
the optimization problem increases as a result of increased parallelism in the linear solver.
The FPGA throughput curve represents the number of interior-point iterations per second
when processing several problems simultaneously.
The normalized CPU curve in Figure 5.8 illustrates the performance of a sequential
implementation running at the same frequency as the FPGA, hence can be used to compare
the number of cycles needed in both implementations. For largest problem considered,
comparing against an efficient microprocessor implementation of the same algorithm, the
current FPGA implementation can provide approximately 15× reduction in latency and
85× improvement in throughput if there are enough available independent problems. In
terms of clock cycles, there will be an extra order of magnitude performance improvement.
Xilinx XPower analyzer [231] was used to estimate the device power for the FPGA
implementation. The tool gives a conservative power consumption estimate based on the
design’s operating frequency and post-place-and-route resource utilization data. For the
range of problems considered in Figure 5.9, the device power varied almost linearly from
6.7 Watts to 20.7 Watts. This is a consequence of the computational resources growing
linearly with the number of states. It is important to note that no power optimization
flags were turned on during synthesis since the main goal is high performance. In order to
include the energy consumed by the FPGA’s peripherals, the idle power consumption of
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Figure 5.9: Energy per interior-point iteration for the CPU, and FPGA implementations
when solving one problem and 2P problems, where P is given by (5.3). Prob-
lem parameters are nu = 3, N = 20 and fc = 250MHz.
a Xilinx ML605 board was measured to be 7.9 Watts and added it to the FPGA’s power
requirements.
For the high performance CPU implementation running Linux, the average power
drained from the mains supply was approximately 76 Watts. Figure 5.9 combines mea-
surements of execution time with the power consumption estimates to calculate the energy
efficiency of each implementation. For most problems, the FPGA is both faster than the
CPU and consumes less power, hence the overall energy performance is significantly bet-
ter. For the largest problem reported, the FPGA provides a 38× improvement in energy
efficiency when processing one problem or 227× improvement when processing several
problems simultaneously.
5.6 Boeing 747 case study
In this implementation case study, the control of the roll, pitch and airspeed of a nonlinear
Simulink-based model of the rigid-body dynamics of a Boeing 747-200 with individually
manipulable controls surfaces of [57,127] is considered.
5.6.1 Prediction model and cost
A prediction model of the form (4.3b) is obtained by linearisation of the nonlinear model
about an equilibrium trim point for straight and level flight at an altitude of 600 meters
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Table 5.4: Cost function
Matrix Value
Q diag(7200, 1200, 1400, 8, 1200, 2400, 4800, 4800,
0.005, 0.005, 0.005, 0.005)
R diag(0.002, 0.002, 0.002, 0.002, 0.003, 0.003, 0.02,
0.02, 0.02, 0.02, 21, 0.05, 0.05, 3, 3, 3, 3)
QN Solution to discrete-time algebraic Riccati equation
Table 5.5: Input constraints
Input Feasible region Units
1,2 Right, left inboard aileron [−20, 20] deg
3,4 Right, left outboard aileron [−25, 15] deg
5,6 Right, left spoiler panel array [0, 45] deg
7,8 Right, left inboard elevator [−23, 17] deg
9,10 Right, left outboard elevator [−23, 17] deg
11 Stabiliser [−12, 3] deg
12,13 Upper, lower rudder [−25, 25] deg
14–17 Engines 1–4 [0.94, 1.62] –
and an airspeed of 133 meters per second, discretised with a sample period of Ts = 0.2
seconds. The linearised model considers 14 states (roll rate, pitch rate, yaw rate, airspeed,
angle of attack, sideslip angle, roll, pitch, yaw, altitude, and four engine power states). Yaw
angle and altitude are neglected in the prediction model used for the predictive controller,
since they do not affect the roll, pitch and airspeed (leaving 12 remaining states). The
17 inputs considered consist of four individually manipulable ailerons, left spoiler panels,
right spoiler panels, four individually manipulable elevators, a stabiliser, upper and lower
rudder, and four engines. The effects of landing gear and flaps are not considered as
these substantially change the local linearisation. The disturbance input matrix Bw is
selected to describe a zero-order-hold state disturbance on the first 10 states. The cost
function (4.2) is chosen with S = 0, σ1 = σ2 = 0, and the remaining weights as described
in Table 5.4. The constraints on the inputs are summarised in Table 5.5.
5.6.2 Target calculator
For nominal offset-free steady state tracking of reference setpoints it is common to use a
target calculator (refer to Figure 2.2) to calculate xss and uss [141,159,175], that satisfy
Adxss +Bduss +Bwwˆ = xss , (5.4a)
Crxss = r , (5.4b)
and
umin ≤ uss ≤ umax , xmin ≤ xss ≤ xmax , (5.4c)
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where Cr ∈ Rnr×nx , and r ∈ Rnr is a vector of nr reference setpoints to be tracked without
offset. A feasible solution to (5.4) is not guaranteed to exist. Let
As :=
[
(Ad − I) Bd
Cr 0
]
, Bs :=
[
−Bw 0
0 I
]
,
θs := [x
T
ss, u
T
ss], bs :=
[
wˆ
r
]
,
and W > 0 be a weighting matrix. The solution of
min
θs
1
2
θTs A
T
sWAsθs − bTs BTs WAsθs (5.5)
subject to (5.4c) will find a solution satisfying the equality constraints if one exists and
return a least-squares approximation if one does not. This is a dense QP with no equality
constraints; however, it is not guaranteed that ATsWAs > 0, hence the QP might not
be strictly convex. The remaining degrees of freedom can be exploited by defining Q :=
Q ⊕ R, A⊥s to be a matrix whose columns form an orthogonal basis of Ker(As) and
Hs := ATsWAs +A⊥s A⊥
T
s QA⊥s A⊥
T
s . The (now strictly convex) target calculation problem
can now be posed as
min
θs
1
2
θTs Hsθs − bTs BTs WAsθs (5.6)
subject to (5.4c). The optimal values x∗ss(r) and u∗ss(r) are then used as the setpoints in
the regulation problem (4.2).
The target calculator is configured with Cr = [e4, e7, e8]
T , where ei is the ith column
of the 29 × 29 element identity matrix, in order that the references to be tracked are
airspeed, roll, and pitch angle. The weighting matrix W is selected as an appropriately
sized identity matrix.
The computational time of this relatively simple QP is almost negligible compared to
the MPC regulation QP solver, hence high-level hardware design tools are used for its
design and its details are omitted in this thesis. Refer to [86] for further details.
5.6.3 Observer
The control system described by Figure 2.2 can also include an observer. The twelve
states x of the model (4.3b) are assumed measurable, along with the two variables that
were neglected in the prediction model: the altitude, and the yaw angle. The disturbance w
cannot be measured. As is standard practice in predictive control, an observer is therefore
used to estimate w as wˆ. The observer includes a one step ahead prediction to allow the
combined target calculator and predictive regulator a deadline of one sampling period for
computation.
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5.6.4 Online preconditioning
Empirical evidence suggests that the following simple diagonal preconditioner, which nor-
malizes the 1-norm of the rows of the matrix and will be discussed in detail in Chapter 8,
significantly reduces the number of MINRES iterations necessary to achieve a satisfactory
solution to Line 3 of Algorithm 1 for this example problem and other MPC problems. The
diagonal entries of the preconditioner are given by
Mii := 1/
√√√√ Z∑
j=1
|Aij | . (5.7)
5.6.5 Oﬄine pre-scaling
For each primal-dual interior-point (PDIP) iteration, the convergence of the MINRES
algorithm used to solve Akξk = bk, and the accuracy of the final estimate of ξk are
influenced by the eigenvalue distribution of Ak. When no scaling is performed on the
prediction model and cost matrices for this application, and no preconditioning is applied
online, large inaccuracy in the estimates of ξk leads the PDIP algorithm to not converge
to a satisfactory solution. Increasing the number of MINRES iterations fails to improve
the solution, yet increases the computational burden.
Preconditioning applied online at each iteration of the PDIP algorithm can accelerate
convergence, and reduce the worst-case solution error of ξk. In [85], oﬄine pre-scaling was
used in lieu of an on-line preconditioner, with the control performance demonstrated com-
petitive with respect to the use of conventional factorisation-based algorithms on a general
purpose platform. The rationale behind the pre-scaling procedure is now stated and nu-
merical results presented to demonstrate that combining systematic oﬄine pre-scaling with
online preconditioning yields better performance compared to mutually exclusive use.
Matrix Ak is not constant, but W−1k is diagonal. Since there are only upper and lower
bounds on inputs, the varying component ofAk, Φk, only has diagonal elements. Moreover,
as k → IIP − 1, the elements of W−1k corresponding to inactive constraints approach
zero. Therefore, despite the diagonal elements of W−1k corresponding to active constraints
becoming large, as long as only a handful of these exist at any point, the perturbation to
Aˆ is of low rank, and will have a relatively minor effect on the convergence of MINRES.
Hence, rescaling the control problem to improve the conditioning of Aˆ should also improve
the conditioning of Ak in some sense.
Prior to scaling, for N = 12, the condition number of Aˆ is 1.77 × 107. The objective
of the following procedure is to obtain diagonal matrices TQ > 0 and TR > 0 to scale the
linear state space prediction model and quadratic cost weighting matrices as follows:
Ad ← TQAdT−1Q , Bd ← TQBdT−1R , Bw ← TQBw , Q← T−1Q QT−1Q ,
R← T−1R RT−1R , umin ← TRumin , umax ← TRumax .
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This substitution is equivalent to
Aˆ ← MˆAˆMˆ , where (5.8)
Mˆ :=
((
IN ⊗
(
T−1Q ⊕ T−1R
))
⊕ T−1Q
)
⊕ (IN+1 ⊗ TQ) . (5.9)
By constraining TQ = diag(tQ) and TR = diag(tR), the diagonal structure of Φk is
retained. The transformation (5.8) is a function of both TQ and its inverse, and both
of these appear quadratically, so it is therefore likely that minimisation of any particular
function of MˆAˆMˆ is not (in general) going to be particularly well conditioned. In [18]
some guidelines are provided for desirable scaling properties. In particular, it is desirable
to normalise the rows and columns of Aˆ so that they are all of similar magnitude.
Whilst not exactly the original purpose, it should be noted that if the online precondi-
tioner (5.7) is applied repeatedly (i.e. re-preconditioning the same matrix multiple times)
to a general square matrix of full rank, the 1-norm of each of the rows converges asymp-
totically to unity. The method proposed here for normalising Aˆ follows naturally but with
the further caveat that the structure of Mˆ is imposed to be of the form (5.9). Conse-
quently, it is not (in general) possible to scale Aˆ such that all row norms are equal to
an arbitrary value. Instead, the objective is to reduce the variation in row (and column)
norms. Empirical testing suggests that normalising the 2-norm of the rows of Aˆ (subject
to (5.9)) gives the most accurate solutions from Algorithm 1 for the present application.
Noting the structure of Aˆ, define the following vectors:
sx :=
{
sx ∈ Rn : sx,{i} =
(∑n
j=1Q
2
ij +
∑n
j=1A
2
d,ji + 1
)1/2}
,
su :=
{
su ∈ Rm : su,{i} =
(∑m
j=1R
2
ij +
∑n
j=1B
2
d,ji + 1
)1/2}
,
sN :=
{
sN ∈ Rn : sN,{i} =
(∑n
j=1Q
2
N,ij + 1
)1/2}
,
sλ :=
{
sλ ∈ Rn : sλ,{i} =
(∑n
j=1A
2
d,ij +
∑m
j=1B
2
d,ij + 1
)1/2}
.
Also, define elementwise,
l1 :=
√
su/µ ,
l2 := {l2 ∈ Rn > 0 : l42 = ((Nsx + sN )/(1 +Nsλ))} ,
where µ := (N
∑
sx +
∑
sN +N
∑
sλ + nx)/(2(N + 1)nx), and apply Algorithm 2.
Table 5.6 shows properties of Aˆ that influence solution quality, before and after applica-
tion of the prescaling with  = 10−7. These are the condition number of Aˆ, the standard
deviation of the row 1– and 2–norms, and the standard deviation of the magnitude of the
eigenvalues, which are substantially reduced by the scaling.
Figure 5.10 shows three metrics for the quality of the solution from the MINRES-
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Algorithm 2 Oﬄine prescaling algorithm
Require: Ad, Bd, Q, R, P ,  and tQ ← 1n, and tR ← 1m
1: repeat
2: Calculate l1, l2 as functions of current data, and define L1 := diag(l1), L2 :=
diag(l2).
3: Update:
tQ ← L2tQ , tR ← L1tR , Ad ← L2AdL−12 , Bd ← L2BdL−11 ,
Q← L−12 QL−12 , P ← L−12 PL−12 , R← L−11 RL−11 .
4: until (‖l2 − 1‖ < ) ∩ (‖l1 − 1‖ < )
5: Output: TQ := diag(tQ), TR := diag(tR).
Table 5.6: Effects of oﬄine preconditioning
Scaling cond(Aˆ) std ‖Aˆ{i,:}‖1 std ‖Aˆ{i,:}‖2 std |λi(Aˆ)|
Original 1.77× 107 5.51× 103 4.33× 103 4.35× 103
Scaled 2.99× 104 0.6845 0.5984 0.6226
based PDIP solver over the duration of a closed-loop simulation with a prediction horizon
N = 12. The number of MINRES iterations per PDIP iteration is varied for four different
approaches to preconditioning (none, oﬄine, online, and combined online and oﬄine).
Whilst these experiments were performed in software, a theoretical computation time
using (5.2) with the value of c given by Table 5.7 for the FPGA implementation, is also
shown.
With neither preconditioning nor oﬄine scaling, the control performance is unaccept-
able. Even when the number of MINRES iterations is equal to 2Z = 2× 516 = 1032, the
mean stage cost over the simulation is high (the controller failed to stabilise the aircraft),
and the worst case control error in comparison to a conventional PDIP solver using dou-
ble precision arithmetic and a factorisation-based approach is of the same order as the
range of the control inputs. Using solely online preconditioning, control performance (in
terms of the cost function) does not start to deteriorate significantly until the number of
MINRES iterations is reduced to b0.25Zc = 129, although at this stage, the worst case
relative accuracy is still poor (but mean relative accuracy is tolerable). With only oﬄine
preconditioning, worst case relative control error does not deteriorate until the number
of MINRES iterations is reduced to b0.75Zc = 387 and control performance does not
Table 5.7: Values for c in (5.2) for different implementations.
N Online preconditioning
Yes No
5 29 28
12 40 39
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Figure 5.10: Numerical performance for a closed-loop simulation with N = 12, using PC-
based MINRES-PDIP implementation with no preconditioning (top left), of-
fline preconditioning only (top right), online preconditioning only (bottom
left), and both (bottom right). Missing markers for the mean error indicate
that at least one control evaluation failed due to numerical errors.
deteriorate until this is reduced to b0.1Zc = 51. If the online and oﬄine approaches are
combined, control performance is maintained with b0.03Zc = 15 iterations, and worst case
control accuracy is maintained with b0.08Zc = 41 iterations, showing that one can achieve
substantial computation reductions by using iterative solvers.
5.6.6 FPGA-in-the-loop testbench
The hardware-in-the-loop experimental setup used to test the predictive controller design
has two goals: providing a reliable real-time closed-loop simulation framework for con-
troller design verification; and demonstrating that the controller could be plugged into a
plant presenting an appropriate interface. Figure 5.11 shows a schematic of the experi-
mental setup. The QP solver, running on a Xilinx FPGA ML605 evaluation board [233],
controls the nonlinear model of the B747 aircraft running in Simulink on a PC. At every
sampling instant k, the observer estimates the next state xˆk+1|k and disturbance wˆk+1|k.
For the testbench, the roll, pitch and airspeed setpoints comprising the reference signal r
in the target calculator (5.4) that the predictive controller is designed to track, are pro-
vided by simple linear control loops, with the roll and pitch setpoints as a function of a
reference yaw angle and reference altitude respectively, and the airspeed setpoint passed
through a low-pass filter. The vectors xˆk+1|k, wˆk+1|k and r are represented as a sequence of
single-precision floating point numbers in the payload of a UDP packet via an S -function
and this is transmitted over 100 Mbit/s Ethernet. The FPGA returns the control action
in another UDP packet. This is applied to the plant model at the next sampling instant.
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Figure 5.11: Hardware-in-the-loop experimental setup. The computed control action by
the QP solver is encapsulated into a UDP packet and sent through an Ether-
net link to a desktop PC, which decodes the data packet, applies the control
action to the plant and returns new state, disturbance and trajectory esti-
mates. lwip stands for light-weight TCP/IP stack.
On the controller side, the transferred data is captured by the Physical Layer Device
(PHY) on an ML605 evaluation board, implementing the physical layer of the Ethernet
stack, and then transmitted to the FPGA chip. The data link layer is implemented in
hardware with a Media Access Control (Ethernet MAC) provided by the FPGA manufac-
turer. The transport and network layers of the UDP stack are provided by lwIP and run
on an embedded soft processor IP-core (Xilinx MicroBlaze). The decoded UDP packet is
routed to a mixed software-hardware application layer.
On the FPGA the two custom hardware circuits implementing the QP solvers for target
calculation and MPC regulation are connected to a Xilinx MicroBlaze soft core processor,
upon which a software application bridges the communication between the Ethernet in-
terface and the two QP solvers. As well as being simpler to implement, this architecture
provides some system flexibility in comparison to a dedicated custom interface, with a
small increase in FPGA resource usage (Table 5.8) and communication delay, and allows
easy portability to other standard interfaces, e.g. SpaceWire, CAN bus, etc., as well as
an option for direct monitoring of controller behaviour.
Table 5.8 shows the FPGA resource usage of the different components in the system-on-
a-chip testbench, as well as the proportion of the FPGA used for two mid-range devices
with approximately the same silicon area from the last two technology generations (the
newer FPGA offers more resources per unit area, meaning a smaller, cheaper, lower power
model can be chosen). The difference in the proportion of the FPGA used for the Vir-
tex 6 and Virtex 7 devices emphasises the continuous increase in transistor density from
which new generations of FPGA technology continue to benefit from. The linear solver
uses the majority of the resources in the MPC QP solver, while the MPC QP solver con-
sumes substantially more resources than the target calculator, since it is solving a larger
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Table 5.8: FPGA resource usage.
MicroBlaze Target calculator
LUT 9081 ( 6%) [ 3%] 4469 ( 3%) [ 1%]
REG 7814 ( 3%) [ 1%] 9211 ( 3%) [ 2%]
BRAM 40 (10%) [ 4%] 5 ( 1%) [ 0%]
DSP48E 5 ( 1%) [ 0%] 66 ( 9%) [ 2%]
MINRES solver Sequential stage MINRES solver Sequential stage
unpreconditioned unpreconditioned preconditioned preconditioned
LUT 70183 (47%) [23%] 2613 ( 2%) [ 1%] 94308 (63%) [31%] 3274 ( 2%) [ 1%]
REG 89927 (30%) [15%] 3575 ( 1%) [ 1%] 123920 (41%) [20%] 4581 ( 2%) [ 1%]
BRAM 77 (19%) [ 7%] 14 ( 3%) [ 1%] 77 ( 19%) [ 7%] 20 ( 5%) [ 2%]
DSP48E 205 (27%) [ 7%] 2 ( 0%) [ 0%] 529 (69%) [19%] 2 ( 0%) [ 0%]
Synthesis estimate of absolute and percentage resource usage of the FPGA mounted on the Xilinx
ML605 (round brackets) and Xilinx VC707 (square brackets) Evaluation Boards. An
field-programmable gate array (FPGA) consists of look-up tables (LUT), registers (REG),
embedded RAM blocks (BRAM) and multiplier blocks (DSP48E).
optimization problem. Table 5.8 also highlights the cost of using online preconditioning.
5.6.7 Evaluation
A closed-loop system with the FPGA in the loop, controlling the nonlinear model of
the Boeing 747 from [127] is compared with running the complete control system on a
conventional computer using factorisation-based methods. The MPC regulator QP solver
is first evaluated separately, and then trajectory plots of the closed loop trajectories for
the complete system are presented. The reference trajectory is continuous, piecewise
continuous in its first derivative, and consists of a period of level flight, followed by a 90
degree change in heading, then by a 200 metre descent, followed by a 10 metre per second
deceleration.
Solution times and control quality metrics for the regulator QP solver are presented for
a 360 second simulation, with N = 12 and N = 5 in Table 5.9. Based on the numerical
results in the previous subsection, for N = 12, the number of MINRES iterations per PDIP
iteration is set to IMR = 51. For N = 5, IMR = 30. This is higher than was empirically
determined to be necessary; however, the architecture of the QP solver requires that the
MINRES stage must run for at least as long as the sequential stage. The control accuracy
metrics presented are
emax := maxi
∣∣∣uF{i} − u∗{i}∣∣∣ / (umax,{i} − umin,{i})
eµ := meani
∣∣∣uF{i} − u∗{i}∣∣∣ / (umax,{i} − umin,{i})
where uF (k) is the calculated control input, and u∗(k) is the hypothetical true solution and
the subscript ·{i} indicates an elementwise index. Since the true solution is not possible
to obtain analytically, the algorithm of [184], implemented using Matlab Coder, is used
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Table 5.9: Comparison of FPGA-based MPC regulator performance (with baseline floating
point target calculation in software)
Implementation Relative numerical accuracy Mean Max Solution time
QP Solver Bits N IMR emax eµ cost QP (ms) Clock cycles
F /P-MINRES 32 12 51 9.67× 10−4 3.02× 10−5 5.2246 12 2.89× 106
PC/RWR1998 64 12 – – – 5.2247 23 5.59× 107
PC/FORCES 64 12 – 5.89× 10−3 1.69× 10−4 5.2250 13 3.09× 107
UB/FORCES 32 12 – 3.83× 10−3 7.31× 10−5 5.2249 1911 1.91× 108
F /P-MINRES 32 5 30 9.10× 10−4 2.95× 10−5 5.2203 4 1.09× 106
PC/RWR1998 64 5 – – – 5.2204 11 2.64× 107
PC/CVXGEN 64 5 – 1.04× 10−3 1.84× 10−5 5.2203 3 7.20× 106
PC/FORCES 64 5 – 5.00× 10−3 1.24× 10−4 5.2207 6 1.44× 107
UB/CVXGEN 32 5 – ?? ?? ?? (269) (2.69× 107)
UB/FORCES 32 5 – 4.14× 10−3 8.01× 10−5 5.2205 823 8.23× 107
(FPGA QP solver (F) running at 250 MHz, PC (PC) at 2.4 GHz and MicroBlaze (UB) at 100 MHz. (–)
indicates a baseline. (??) indicates that meaningful data for control could not be obtained). P-MINRES indicates
preconditioned MINRES. RWR1998 indicates the algorithm of [184].
as a baseline.
The metrics are presented alongside those for custom software QP solvers generated
using the state-of-the-art CVXGEN [146] (for N = 5 only since for N = 12 the problem
was too large to handle) and FORCES [49] (for N = 12 and N = 5) tools. PC-based
comparisons are made using double precision arithmetic on a laptop with a 2.4 GHz Intel
Core 2 Duo processor. The code from CVXGEN and FORCES is modified to use single
precision arithmetic and timed running directly on the 100MHz MicroBlaze soft core on
the FPGA for the number of iterations observed necessary on the PC 1. Whilst obtaining
results useful for control from the single precision modification to the CVXGEN solver
proved to be too challenging, the timing result is presented assuming random data for
the number of iterations needed on the PC. The MicroBlaze used for the software solvers
is configured with throughput (rather than area) optimizations, single precision floating
point unit (including square root), maximum cache size (64 KB for data and 64 KB for
instructions), and maximum cache line length (8 words).
For N = 12, the FPGA-based QP solver (at 250 MHz) is slightly faster than the PC-
based QP solver generated using FORCES (at 2.4 GHz) based on wall-clock time but
approximately 10× faster on a cycle-by-cycle basis. It is also approximately 65× faster
than the FORCES solver on the MicroBlaze (at 100 MHz), which would fail to meet the
real-time deadline of Ts = 0.2 seconds by an order of magnitude. By contrast, the clock
frequency for the FPGA-based QP solver could be reduced by a factor of 15 (reducing
power requirements, and making a higher FPGA resource sharing factor possible), or the
sampling rate increased by the same factor (improving disturbance rejection) whilst still
meeting requirements. Worst-case and mean control error are competitive. A similar
trend is visible for N = 5 with the FPGA-based solver only marginally slower than the
CVXGEN solver on the PC in terms of wall-clock time.
The maximum communication time over Ethernet, experimentally obtained by bypass-
1Double precision floating point arithmetic would be emulated in software in the MicroBlaze processor,
and not provide a useful timing comparison.
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ing the interface with the QP solvers in the software component is 0.67 milliseconds. The
values for FPGA-based implementation in Table 5.9 are normalised by subtracting this,
since it is independent of the QP solver.
Trajectories from the closed-loop setup, with N = 12 for the entire system-on-a-chip
running on the FPGA are shown in Figure 5.12. The reference trajectory is tracked, inputs
constraints are enforced during transients, and the zero-value lower bound on the spoiler
panels is not violated in steady state. A video demonstration of the setup can be found
in [105].
5.7 Summary and open questions
This chapter has described a parameterizable FPGA architecture for solving QP optimiza-
tion problems in linear time-invariant MPC using primal-dual interior-point methods.
Various design decisions have been justified based on the significant exploitable struc-
ture in the problem. The main source of acceleration is a parallel iterative linear solver
block, which reduces the latency of the main computational bottleneck in the optimization
method. Results show that a significant reduction in latency is possible compared to a
sequential software implementation, which could translate to high sampling frequencies
and better quality control.
This chapter has also demonstrated the implementation of a system-on-a-chip MPC
control system, including predictive control regulation and steady-state target calculation
on an FPGA. A Xilinx MicroBlaze soft-core processor is used to bridge communication
between the two custom QP solvers, and the outside world over Ethernet. The controller
is tested in closed-loop controlling a non-linear simulation of a large airliner – a plant with
substantially more states and inputs than any previous FPGA-based predictive controller.
A numerical investigation shows that with preconditioning and the correct plant model
scaling, a relatively small number of linear solver iterations is required to achieve sufficient
control accuracy for this application. The whole system fits comfortably on a mid-range
FPGA, and lower clock frequencies could be used whilst still meeting real-time control
deadlines.
The operations outside of the linear solver are currently computed in a sequential fash-
ion in a complex instruction machine that is significantly more efficient than a soft-core
MicroBlaze for this specific computation. There exist now heterogeneous FPGA architec-
tures that include a higher performance hard RISC ARM processor embedded in custom
logic. Future work could investigate the possibility of porting the proposed architecture
to these heterogeneous devices, where the custom logic would only implement the parallel
linear solver operations and the ARM processor would handle everything else including
communications with the outside world.
Even though the FPGA logic is capable of handling single precision floating-point arith-
metic, being able to implement the computationally intensive part of the optimization
solver using fixed-point arithmetic would considerably improve the computational effi-
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Figure 5.12: Closed loop roll, pitch, yaw, altitude and airspeed trajectories (top) and input
trajectory with constraints (bottom) from FPGA-in-the-loop testbench.
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Table 5.10: Table of symbols
nu input dimension
nx state dimension
N control horizon length
Ak KKT matrix
Aˆk preconditioned KKT matrix
Mk preconditioner
σ centrality parameter
H QP Hessian
G QP inequality constraint matrix
F QP equality constraint matrix
Ad discrete-time state-transition matrix
Bd discrete-time input matrix
Bw discrete-time disturbance matrix
Q state penalty matrix
R input penalty matrix
S cross penalty matrix
J state constraint matrix
E input constraint matrix
E− input-rate constraint matrix
I number of inequality constraints
Ils number of line search iterations
Z size of the KKT matrix
M halfband of the KKT matrix
P number of problems that can be solved simulta-
neously in the linear solver block
xss state setpoint
uss input setpoint
wˆ disturbance estimate
ciency of the resulting solution. Chapter 8 is a first step in this direction. Additional
investigation into the numerical precision necessary for interior-point methods to behave
in a reliable way would allow to explore further the efficiency trade-offs that are possible
in custom hardware.
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6 Hardware Acceleration of Fixed-Point
First-Order Solvers
The intense computational demand imposed by MPC precludes its use in applications that
could benefit considerably from its advantages, especially in those that have fast required
response times and in those that must run on resource-constrained, embedded computing
platforms with low cost or low power requirements. In this chapter the focus is on the
design and analysis of custom circuits for first-order optimization solvers, which are often
a more efficient alternative to the methods implemented in Chapter 5 for well-conditioned
problems with simple constraint sets. Compared to alternative solution methods for QPs
(e.g. active-set or interior-point schemes), first-order methods do not require the solution of
a linear system of equations at every iteration, which is often a limiting factor for embedded
platforms with modest computational capability. They have very simple computational
structures which allow for efficient parallel computing and communication architectures.
In addition, first-order methods have certain features, such as the possibility of deriving
division-free variants, that make them amenable to fixed-point implementation.
A potential disadvantage of these methods is that they only exhibit asymptotic linear
convergence compared to quadratic convergence for second-order methods, e.g. interior-
point methods. However, it has been observed that for real-time control applications
medium-accuracy solutions are often sufficient for good control performance [222], so it is
not clear that this theoretical disadvantage has an important practical impact. A more
important disadvantage is that the performance of first-order methods is largely affected by
the condition number of the problem and the nature of the constraint set, which restricts
their use to a smaller subset of MPC problems consisting of relatively well-conditioned
problems with easy to project on feasible sets.
On the other hand, the simplicity of first-order methods invites theoretical analysis that
has practical relevance. Whereas for interior-point methods the theoretical bounds on the
number of iterations necessary to achieve a certain suboptimality gap are very far from
their observed behaviour, for some first-order methods it is possible to derive practical
convergence bounds that can be used for certifying solvers a priori. There has recently
been a large amount of research activity in this area, both in the primal [114, 191] and
dual [74, 162, 176, 193] domains. While all the works mentioned consider the problem
of certification under exact arithmetic, this chapter analyses first-order methods to deter-
mine the maximum amount of error due to finite precision computations to guide low level
implementation choices on embedded platforms. This kind of analysis is currently not fea-
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sible for interior-point methods, and decisions on the necessary precision in computations
can only be made from empirical observations.
There are different first-order methods and optimization formulations that are suitable
for handling different kinds of MPC problems. We will present a set of parameterized
automatic generators of custom computing architectures for solving each type. For input-
constrained problems, we describe architectures for Nesterov’s fast gradient method, and
for state-constrained problems we consider architectures based on the alternating direc-
tion method of multipliers (ADMM). Even though these methods are conceptually very
different, they share the same computational patterns and similar computing architectures
can be used to implement them efficiently. These architectures are extended to support
warm starting procedures and the projection operations required in the presence of soft
constraints.
Since for a reliable operation using fixed-point arithmetic it is crucial to prevent over-
flow errors, we derive theoretical results that guarantee the absence of overflow in all
variables of the fast gradient method. Furthermore, we present an error analysis of both
the fast gradient method and ADMM under (inexact) fixed-point computations in a unified
framework. This analysis underpins the numerical stability of the methods for hardware
implementations and can be used to determine a priori the minimum number of bits re-
quired to achieve a given solution accuracy specification, resulting in minimal resource
usage.
A set of design rules are presented for efficient implementation of the proposed methods,
such as a scaling procedure for accelerating the convergence of ADMM and criteria for
determining the size of the Lagrange multipliers. The proposed architectures are charac-
terised in terms of the achievable performance as a function of the amount of resources
available. As a proof of concept, generated solver instances are demonstrated for several
linear-quadratic MPC problems, reporting achievable controller sampling rates in excess
of 1 MHz, while the controller can still be implemented on a low cost embeddable device.
Outline
The chapter starts by describing the different methods and formulations for the different
kinds of MPC problems in Section 6.1. The fixed-point theoretical analysis is the subject
of Section 6.2, and the hardware architectures are presented in Section 6.3. The proposed
architectures and analysis are evaluated in several case studies in Section 6.4. Section 6.5
summarises open questions in this area.
6.1 First-order solution methods
This section describes two different first-order optimization methods for solving the op-
timal control problem (4.2) efficiently. In particular, the primal fast gradient method
(FGM) will be applied in cases where only input-constraints are present, i.e. S = 0 and
X∆ = Rnx with respect to the MPC problem setup introduced in Section 4.1. A dual
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method based on the alternating direction method of multipliers (ADMM) will be applied
for cases in which both state- and input-constraints are present.
6.1.1 Input-constrained MPC using the fast gradient method
The fast gradient method is an iterative solution method for smooth convex optimization
problems first published by Nesterov in the early 80s [164], which requires the objective
function to be strongly convex [25, §9.1.2]. The method can be applied to the solution of
MPC problem (4.2) if the future state variables xi are eliminated by expressing them as a
function of the initial state, x, and the future input sequence (so-called condensing [139]),
resulting in the problem
f∗(x) = min
z
f(z;x) :=
1
2
zTHF z + z
TΦx (6.1)
subject to z ∈ K,
where z := (u0, . . . , uN−1) ∈ Rn, n = Nnu, the Hessian HF ∈ Rn×n is positive definite
under the assumptions in Section 4.1, and the feasible set is given as K := U × . . . × U.
The current state only enters the gradient of the linear term of the objective through the
matrix Φ ∈ Rn×nx .
We consider the constant step scheme II of the fast gradient method in [165, §2.2.3]. Its
algorithmic scheme for the solution of (6.1), optimized for parallel execution on parallel
hardware, is given in Algorithm 3. Note that the state-independent terms (I − 1LHF ),
1
LΦ and (1 + β) can all be computed oﬄine and that the product
1
LΦx must only be
evaluated once. The core operations in Algorithm 3 are the evaluation of the gradient
(implicit in line 2) and the projection operator of the feasible set, piK, in line 3. Since for
MPC problems the set K is the direct product of the N nu-dimensional sets U, it suffices
to consider N independent projections that can be performed independently. For the
specific case of a box constraint on the control input, every such projection corresponds
to nu scalar projections on intervals, each computable analytically. In this case, the fast
gradient method requires only multiplication and addition, which are considerably faster
and use significantly fewer resources than division when implemented using digital circuits.
It can be inferred from [165, Theorem 2.2.3] that for every state x, Algorithm 3 generates
a sequence of iterates {zi}Imaxi=1 such that the residuals f(zi;x)− f∗(x) are bounded by
min
{(
1−
√
1
κ
)i
,
4κ
(2
√
κ+ i)2
}
· 2(f(z0;x)− f∗(x)), (6.2)
for all i = 0, . . . , Imax, where κ denotes the condition number of f , or an upper bound
of it, given by κ = L/µ, where L and µ are a Lipschitz constant for the gradient of f
and convexity parameter of f , respectively. Note that the convexity parameter f for
a strongly convex quadratic objective function as in (6.1) corresponds to the minimum
eigenvalue of HF . Based on this convergence result, which states that the bound exhibits
110
Algorithm 3 Fast gradient method for the solution of MPC problem (6.1) at state x
(optimized for parallel hardware)
Require: Initial iterate z0 ∈ K, y0 = z0, upper (lower) bound L (µ > 0) on maximum
(minimum) eigenvalue of Hessian HF , step size β =
(√
L−√µ)/(√L+√µ)
1: for i = 0 to Imax − 1 do
2: ti := (I − 1LHF )yi − 1LΦx
3: zi+1 := piK(ti)
4: yi+1 := (1 + β)zi+1 − βzi
5: end for
the best of a linear and a sublinear rate, one can derive a certifiable and practically relevant
iteration bound Imax such that the final residual is guaranteed to be within a specified
level of suboptimality for all initial states arising from a bounded set [191]. It can further
be proved that there is no other variant of a gradient method with better theoretical
convergence [165], i.e. the fast gradient method is an optimal gradient method, in theory.
The fast gradient method is particularly attractive for application to MPC in embedded
control system design due both to the relative ease of implementation and to the avail-
ability of strong performance certification guarantees. However, its use is limited to cases
in which the projection operation piK is simple, e.g. in the case of box-constrained inputs.
Unfortunately, the inclusion of state constraints changes the geometry of the feasible set
K such that the projection subproblem is as difficult as the original problem, since the
constraints are no longer separable in ui. In the next section we therefore describe an
alternative solution method in the dual domain that avoids these complications, though
at the expense of some of the strong certification advantages.
6.1.2 Input- and state-constrained MPC using ADMM
In the presence of state constraints, first-order methods can be used again to solve the
dual problem via Lagrange relaxation of the equality constraints.
For dual problems we do not work in the condensed format (6.1), but rather maintain the
state variables xk in the vector of decision variables z := (u0, . . . , uN−1, x0, δ0, . . . , xN , δN ) ∈
Rn, n = N(nu + nx + |S|) + nx + |S|, resulting in the problem
f∗(x) = min
z
f(z;x) :=
1
2
zTHAz + z
Th (6.3)
subject to z ∈ K, F z = b(x).
The affine constraint Fz = b(x) models the dynamic coupling of the states xk and uk
via the state update equation (4.3b), and is at the root of the difficulty in projecting the
variables z onto the constraints in the fast gradient method.
If one imposes (Q,QN ) ∈ Rnx×nx to be positive definite1, the fast gradient method
can be used again to solve the dual problem [193]. The algorithmic scheme for the case
1The dual function is, in general, non-smooth when Q and QN are allowed to be positive semidefinite as
in Section 4.1
111
Algorithm 4 Dual fast gradient method for the solution of MPC problem (6.3) at state x
Require: Initial iterate z0 ∈ K, y0 = z0, upper (lower) bound L (µ > 0) on maximum
(minimum) eigenvalue of Hessian HA, step size β =
(√
L−√µ)/(√L+√µ)
1: for i = 0 to Imax − 1 do
2: ti := −H−1A
(
h+ F T yi
)
3: zi+1 := piK(ti)
4: νi+1 := yi +
1
L (Fzi+1 − b(x))
5: yi+1 := (1 + β)νi+1 − βνi
6: end for
when HA is positive and diagonal is described in Algorithm 4. However, in this case the
dual function is not strongly concave and consequently the convergence speed is severely
affected. A quadratic regularizing term can be added to the Lagrangian to improve conver-
gence, but this prevents the use of distributed operations for computing the gradient of the
dual function (implicit in lines 2 and 3 of Algorithm 4), adding a significant computational
overhead. We therefore seek an alternative approach in the dual domain.
The alternating direction method of multipliers (ADMM) [24] partitions the optimiza-
tion variables into two (or more) groups to maintain the possibility of decoupled projection.
In applying ADMM to the specific problem (6.1), we maintain an additional copy y of the
original decision variables z and solve the problem
f∗(x) = min
z,y
f(z, y;x) :=
1
2
yTHAy + y
Th+ IA(y;x) + IK(z) +
ρ
2
‖y − z‖2 (6.4)
subject to z = y, (6.5)
where (z, y) ∈ R2n contain copies of all input, state and slack variables. The functions
IA : R
n ×Rnx → {0,+∞} and IK : Rn → {0,+∞} are indicator functions for the sets
described by the equality and inequality constraints, respectively, e.g.
IA(y;x) :=
0 if Fy = b(x) ,∞ otherwise , (6.6)
where K := U × . . . × U × X∆ × . . . × X∆. The current state x enters the optimization
problem through (6.6). The inclusion of the regularizing term (ρ/2)‖y−z‖2 has no impact
on the solution to (6.4) (equivalently (6.3)) due to the compatibility constraint y = z, but
it does allow one to drop the smoothness and strong convexity conditions on the objective
function, so that one can solve control problems with more general cost functions such as
those with 1- or ∞-norm stage costs.
Note that there are many possible techniques for copying and partitioning of variables
in ADMM. In the context of optimal control, the choice given in (6.4) results in attractive
computational structures [171].
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The dual problem for (6.4) is given by
max
ν
g(ν) := inf
z,y
Lρ(z, y, ν) :=
1
2
yTHAy + y
Th+ IA(y;x) + IK(z) + ν
T (y − z) + ρ
2
‖y − z‖2 .
ADMM solves this dual problem using an approximate gradient method by repeatedly
carrying out the steps
yi+1 := arg min
y
Lρ(zi, y, νi) , (6.7a)
zi+1 := arg min
z
Lρ(z, yi+1, νi) , (6.7b)
νi+1 := νi + ρ(yi+1 − zi+1) . (6.7c)
The gradient of the dual function is approximated by the expression (yi+1−zi+1) in (6.7c),
which employs a single Gauss-Seidel pass instead of a joint minimization to allow for
decoupled computations. Choosing the regularity parameter ρ also as the step-length
arises from Lipschitz continuity of the (augmented) dual function. There are at present no
universally accepted rules for selecting the value of the penalty parameter however, and
it is typically treated as a tuning parameter during implementation.
Our overall algorithmic scheme for ADMM for the solution of (6.4) based on the sequence
of operations (6.7a)–(6.7c), optimized for parallel execution on parallel hardware, is given
in Algorithm 5. The core computational tasks are the equality-constrained optimization
problem (6.7a) and the inequality-constrained, but separable, optimization problem (6.7b).
In the case of the equality-constrained minimization step (6.7a), a solution can be com-
puted from the KKT conditions by solving the linear system[
HA + ρI F
T
F 0
][
yi+1
λi+1
]
=
[
−h− νi + ρzi
b(x)
]
.
Note that only the vector yi+1, and not the multiplier λi+1, arising from the solution of
this linear system is required for our ADMM method. The most efficient method to solve
for yi+1 is to invert the (fixed) KKT matrix oﬄine, i.e. to compute[
M11 M12
MT12 M22
]
=
[
HA + ρI F
T
F 0
]−1
,
and then to obtain yi+1 online from yi+1 = M11 (−h− νi + ρzi) + M12b(x) as in Line 2
of Algorithm 5. Observe that the product M12b(x) needs to be evaluated only once, and
that this matrix is always invertible when ρ > 0 since F has full row rank.
The inequality-constrained minimization step (6.7b) results in the projection operation
in Line 3 of Algorithm 5. In the presence of soft state constraints, this operation requires
independent projections onto a truncated two-dimensional cone, which can be efficiently
parallelized and require no divisions. We describe efficient implementations of this projec-
tion operation in parallel hardware in Section 6.3.
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Algorithm 5 ADMM for the solution of MPC problem (6.1) at state x (optimized for
parallel hardware)
Require: Initial iterate z0 = z
∗−, ν0 = ν∗−, where z∗− and ν∗− are the shifted solutions
at the previous time instant (see Section 6.3), and ρ is a constant power of 2.
1: for i = 0 to Imax − 1 do
2: yi+1 := M11(−h+ ρzi − νi) +M12b(x)
3: zi+1 := piK(yi+1 +
1
ρνi)
4: νi+1 := ρyi+1 + νi − ρzi+1
5: end for
This variant of ADMM is known to converge; see [17, §3.4; Prop. 4.2] for general con-
vergence results. More recently, a bound on the convergence rate was established in [19],
where it was shown that the error in ADMM, for a different error function, decreases as
1/i, where i is the number of iterations. This result still compares unfavorably relative to
the known 1/i2 convergence rate for the fast gradient method in the dual domain. How-
ever, the observed convergence behavior of ADMM in practice is often significantly faster
than for the fast gradient method [24].
6.1.3 ADMM, Lagrange multipliers and soft constraints
Despite its generally excellent empirical performance, ADMM can be observed to converge
very slowly in certain cases. In particular, for MPC problems in the form (6.1), convergence
may be very slow in those cases where there is a large mismatch between the magnitude
of the optimal Lagrange multipliers ν∗ for the equality constraint (6.5) and the magnitude
of the primal iterates (zi, yi). The reason is evident from the ADMM multiplier update
step (6.7c); the existence of very large optimal multipliers ν∗ necessitates a large number
of ADMM iterations when the difference (zi − yi) remains small at each iteration and
ρ ≈ 1.
This effect is of particular concern for MPC problem instances with soft constraints. If
one denotes by zδ those components of z associated with the slack variables {δ1, . . . , δN}
(with similar notation for yδ), then the objective function (6.4) features a term σ1 · 1T yδ,
with the exact penalty term σ1 typically very large. The equality constraints (6.5) include
the matching condition zδ − yδ = 0, with associated Lagrange multiplier νδ. Recalling
the usual sensitivity interpretation of the optimal multiplier ν∗δ , one can conclude that
ν∗δ ≈ σ1 · 1 in the absence of unusual problem scaling2.
For soft constrained problems, we avoid this difficulty by rescaling those components
of the matching condition (6.5) to the equivalent condition (1/σ1)(zδ − yδ) = 0, which
results in a rescaling of the associated optimal multipliers to ν∗δ ≈ 1. The aforementioned
convergence difficulties due to excessively large optimal multipliers are then avoided.
2If one sets the regularization parameter ρ = 0 in (6.4) and σ2 = 0, then it can be shown that this
approximation becomes exact.
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6.2 Fixed-point aspects of first-order solution methods
This section starts by motivating the use of fixed-point arithmetic from a hardware ef-
ficiency perspective and then isolates potential error sources under this arithmetic. We
concentrate on two types of errors. For overflow errors we provide analysis to guarantee
that they cannot occur in the fast gradient method, whereas for arithmetic round-off er-
rors we prove that there is a converging upper bound on the total incurred error in either
of the two methods. The results we obtain hold under the assumptions in Section 6.2.3
and guarantee reliable operation of first-order methods on fixed-point platforms.
6.2.1 The performance gap between fixed-point and floating-point
arithmetic
Modern computing platforms must allow for a wide range of applications that operate on
data with potentially large dynamic range, i.e. the ratio of the smallest to largest number
to be represented. For general purpose computing, floating-point arithmetic provides the
necessary flexibility. A floating-point number consists of a sign bit, an exponent and a
mantissa. The exponent value moves the binary point with respect to the mantissa. The
dynamic range – the ratio of the smallest to largest representable number – grows doubly
exponentially with the number of exponent bits, therefore it is possible to represent a wide
range of numbers with a relatively small number of bits. However, because two operands
can have different exponents it is necessary to perform denormalization and normalization
operations before and after every addition or subtraction, leading to greater resource usage
and longer delays.
In contrast, fixed-point numbers have a fixed number of bits for the integer and fraction
fields, i.e. the exponent does not change with time and it does not have to be stored.
Fixed-point hardware is the same as for integer arithmetic, hence the circuitry is simple
and fast, but the representable dynamic range is limited. However, if the dynamic range in
the data is also limited and fixed, a 32-bit fixed-point processor can provide more precision
than a 32-bit floating-point processor because there are no bits wasted for the exponent.
Figure 3.5 (p. 51) in Section 3.1.4 showed that a floating-point adder includes more
hardware blocks than just the block performing the binary addition. In FPGAs the shift
operations in the floating-point adder are especially problematic. Because there is no
explicit hard support for this operation it has to be implemented using reconfigurable
resources, which results in signals having to traverse many reconfigurable blocks, incurring
long delays. In contrast, FPGAs do have explicit hardware for supporting the carry chains
in binary integer additions, hence this operation incurs a very small delay. Table 6.1 shows
the resource usage and arithmetic delay of different adder implementations in an FPGA.
Approximately one order of magnitude saving in resources and one order of magnitude
reduction in delay are possible by moving to a fixed-point implementation. For multipliers,
the difference is not as large but it is still very significant. Furthermore, there is still a
lack of floating-point support in some high-level FPGA design flows, such as LabVIEW
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Table 6.1: Resource usage and input-output delay of different fixed-point and floating-
point adders in Xilinx FPGAs running at approximately the same clock fre-
quency. 53 and 24 fixed-point bits can potentially give the same accuracy as
double and single precision floating-point, respectively.
Registers LUTs Latency
double 1046 911 14
float 557 477 11
fixed53 53 53 1
fixed24 24 24 1
FPGA, due to the instantiation of floating-point units quickly exhausting the capacity of
modest size devices.
In terms of other devices in the embedded computing spectrum, the cost of fixed-point
DSPs is in the region of five times less than floating-point devices for the same operations
per second capability. Of course, the power consumption is also significantly smaller. In
the microcontroller domain, there exist 32-bit fixed-point devices for less than one US
dollar.
6.2.2 Error sources in fixed-point arithmetic
The benefits of fixed-point arithmetic motivate its use in first-order methods to realise
fast and efficient implementations of Algorithms 3 and 5 on FPGAs or other low cost
and low power devices with no floating-point support, such as embedded microcontrollers,
fixed-point DSPs or PLCs. However, reduced precision representations and fixed-point
computations incur several types of errors that must be accounted for. These include:
Quantization Errors
Finite representation errors arise when converting the problem and algorithm data from
high precision to reduced precision data formats. Potential consequences include loss of
problem convexity, change of optimal solution and a lack of feasibility with respect to the
original problem.
Overflow Errors
Overflow errors occur whenever the number of bits for the integer part in the fixed-point
representation is too small, and can cause unpredictable behavior of the algorithm.
Arithmetic Errors
Unlike with floating-point arithmetic, fixed-point addition and subtraction operations in-
volve no round-off error provided there is no overflow and the result has the same number
of fraction bits as the operands [223]. For multiplication, the exact product of two num-
bers with b fraction bits can be represented using 2b fraction bits, hence a b-bit truncation
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of a 2’s complement number incurs a round-off error bounded from below by −2−b. Recall
that in 2’s complement arithmetic, truncation incurs a negative error both for positive
and negative numbers.
We focus on overflow and arithmetic errors next and derive results which hold for the
following setup and assumptions.
6.2.3 Notation and assumptions
We will use (ˆ·) throughout in order to distinguish quantities in a fixed-point representation
from those in an exact representation and under exact arithmetic. Throughout, we assume
for simplicity that all variables and problem data are represented using the same number
of fraction bits b. We further assume that the feasible sets under finite precision satisfy
K̂ ⊆ K, so that solutions in fixed point arithmetic do not produce infeasibility in the
original problem due to quantization error.
We conduct separate analyses of both overflow and arithmetic errors for the fast gradient
method (Algorithm 3) and ADMM (Algorithm 5). In both cases, the central requirement
is to choose the number of fraction bits b large enough to ensure satisfactory numerical be-
havior. We therefore employ two different sets of assumptions depending on the numerical
method in question:
Assumption 1 (Fast Gradient Method / Algorithm 3). The number of fractions bits b
and a constant c ≥ 1 are chosen large enough such that
i) The matrix
Hn =
1
c · λmax(HˆF )
· HˆF ,
has a fixed-point representation Hˆn with all of its eigenvalues in the interval (0, 1],
where HˆF is the fixed-point representation of the Hessian HF , with λmax(HˆF ) its
maximum eigenvalue.
ii) The fixed-point step size βˆ satisfies
1 > βˆ ≥
(√
κ
(
Hˆn
)− 1)(√κ(Hˆn)+ 1)−1 ≥ 0 ,
where κ(Hˆn) is the condition number of Hˆn.
Assumption 2 (ADMM / Algorithm 5). The number of fractions bits b is chosen large
enough such that
i) The matrix [Mˆ11 Mˆ12
MˆT12 M22
]−1
−
[
ρI Fˆ T
Fˆ 0
]
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is positive semidefinite, where ρ is chosen such that it is exactly representable in b
bits.
ii) The quantization errors in the matrix Fˆ , which is derived from the linear model of the
plant (refer to Section 4.2.1), are insignificant compared to the errors arising from
model uncertainty.
Observe that it is always possible to select b sufficiently large to satisfy all of the pre-
ceding assumptions, implying that the above conditions represent a lower bound on the
number of fraction bits required in a fixed-point implementation of our two algorithms
to ensure that our stability results are valid. Assumptions 1.(i) and 2.(i) ensure that the
objective functions (6.1) (for the fast gradient method) and (6.4) (for ADMM) remain
strongly convex and convex, respectively, despite any quantization error.
In the case of the fast gradient method, Assumption 1.(ii) guarantees that the true
condition number of Hˆn is not underestimated, in which case the convergence result of the
fast gradient method in (6.2) would be invalid. In fact, the assumption ensures that the
effective condition number for the convergence result is given by
κn =
(
1 + βˆ
1− βˆ
)2
≥ κ(Hˆn). (6.8)
6.2.4 Overflow errors
In order to avoid overflow errors in a fixed-point implementation, the largest absolute
values of the iterates’ and intermediate variables’ components must be known or upper-
bounded a priori in order to determine the number of bits required for their integer parts.
For the static problem data (I − Hˆn), Φˆn, 1 + βˆ, βˆ, Mˆ11, or Mˆ12, the number of integer
bits is easily determined by the maximum absolute value in each expression.
Overflow Error Bounds in the Fast Gradient Method
In the case of the fast gradient method, it is possible to bound analytically the largest ab-
solute values of all of the dynamic data, i.e. the variables that change with every iteration.
We will denote by Φˆn the fixed-point representation of
Φn =
1
c · λmax(HˆF )
· Φ.
We summarize the upper bounds on variables appearing in the fast gradient method in
the following proposition.
Proposition 2. If problem (6.1) is solved by the fast gradient method using the appropri-
ately adapted Algorithm 3, then the largest absolute values of the iterates and intermediate
variables are given by
‖zˆi+1‖∞ ≤ z¯ := max {‖zˆmin‖∞, ‖zˆmax‖∞} ,
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‖yˆi+1‖∞ ≤ y¯ := z¯ + βˆ‖zˆmax − zˆmin‖∞,
‖(I − Hˆn) yˆi‖∞ ≤ y¯inter := ‖I − Hˆn‖∞ · y¯, (6.9)
‖xˆ‖∞ ≤ x¯ := max
x∈X̂0
‖x‖∞,
‖Φˆnxˆ‖∞ ≤ h¯ := ‖Φˆn‖∞ · x¯, and
‖ti‖∞ ≤ t¯ := y¯inter + h¯,
for all i = 0, 1, . . . , Imax − 1. The set X̂0 is chosen such that for every state in exact
arithmetic x ∈ X0 we have xˆ ∈ X̂0.
Proof. Follows from interval arithmetic and properties of the vector/matrix ‖ · ‖∞-norm.
Note that normalization of the objective as introduced in Section 6.2.3 has no effect
on the maximum absolute values of the iterates. Furthermore, the bound in (6.9) also
applies for the intermediate elements/cumulative sums in the evaluation of the matrix-
vector product. Observe that most of the bounds stated in Proposition 2 are tight.
Overflow Error Bounds in ADMM
If problem (6.4) is solved using ADMM via Algorithm 5, then we do not know of
any general method to upper bound the Lagrange multiplier iterates νi analytically, and
consequently are unable to establish analytic upper bounds on all expressions involving
dynamic data. In this case, one must instead estimate the undetermined upper bounds
through simulation and add a safety factor when allocating the number of integer bits.
As a result, with ADMM, we trade analytical guarantees on numerical behavior for the
capability to solve more general problems.
6.2.5 Arithmetic round-off errors
We next derive an upper bound on the deviation of an optimal solution zˆ∗ produced via a
fixed-point implementation of either Algorithm 3 or 5 from the optimal solutions produced
from the same algorithms implemented using exact arithmetic. In both cases, we denote
by zˆi a fixed-point iterate. We wish to relate these iterates to the iterates zi generated
under exact arithmetic, by establishing a bound in the form
‖zˆi − zi‖ = ‖ηi‖ ≤ ∆i
with limi→∞∆i finite, where ηi := zˆi − zi is the solution error attributable to arithmetic
round-off error up to the ith iteration. Consequently, we can show that inaccuracy in the
computed optimal solution induced by arithmetic errors in either algorithm are bounded,
which is a crucial prerequisite for reliable operation of first-order methods on fixed-point
platforms.
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In both cases, we use a control-theoretic approach based on standard Lyapunov meth-
ods to derive bounds on the solution error arising specifically from fixed-point arithmetic
error. For simplicity of exposition, in the following analysis we consider only those errors
arising from arithmetic errors (occurring at all iterations) and neglect errors arising from
quantization of the problem data (occurring only once). This choice does not alter sub-
stantively the results presented for either algorithm. Our approach is in contrast to (and
more direct than) other approaches to error accumulation analysis in the fast gradient
method such as [9,201], which consider inexact gradient computations but do not address
arithmetic round-off errors explicitly. In the case of ADMM, we are not aware of any
existing results relating to error accumulation in fixed-point arithmetic.
Stability of arithmetic errors in the primal fast gradient method
We consider first the numerical stability of the fast gradient method, by examining in
detail the arithmetic error introduced at each step of a fixed-point implementation of
Algorithm 3.
At iteration i, the error in line 2 of Algorithm 3 is given by
tˆi − ti = (I − Hˆn)(yˆi − yi) + t,i ,
where t,i is a vector of errors from the matrix-vector multiplication. Since there are
n round-off errors in the computation of every component, t,i is componentwise in the
interval [−n2−b, 0].
For the projection in line 3, and recalling that K̂ ⊆ K is a box, no arithmetic error is
introduced. Indeed, one can easily verify that the error tˆi − ti can only be reduced by
multiplication with a diagonal matrix diag(pi,i), with pi,i componentwise in the interval
[0, 1].
Finally, in line 4, the error induced by fixed-point arithmetic is
yˆi+1 − yi+1 = (1 + βˆ)ηi+1 − βˆηi + y,i ,
where two scalar-vector multiplications incur error y,i with components in [−2−b, 2−b]
(addition and subtraction). Defining the initial error residual terms η−1 = η0 = zˆ0 − z0,
and setting zˆ0 − z0 = yˆ0 − y0, one can derive the two-step recurrence
ηi+1 = diag(pi,i)
(
I−Hˆn
)(
ηi+βˆ(ηi−ηi−1)+y,i−1
)
+ t,i
for the accumulated arithmetic error at each iteration. Note that the error ηi at each
iteration is inherently bounded by the box K̂. However, in the absence of the projection
operation of line 3 and the associated error truncation, these errors remain bounded.
To show this, we can express the evolution of the arithmetic error using the two-step
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recurrence [
ηi+1
ηi
]
︸ ︷︷ ︸
=:ξi+1
=
[(
1 + βˆ
)(
I − Hˆn
) −βˆ(I − Hˆn)
I 0
]
︸ ︷︷ ︸
=:A
[
ηi
ηi−1
]
︸ ︷︷ ︸
ξi
+
[(
I − Hˆn
)
I
0 0
]
︸ ︷︷ ︸
=:B
[
y,i−1
t,i
]
︸ ︷︷ ︸
=:υi
, (6.10)
and then show that this linear system is stable. Recalling Assumption 1, which bounds
the eigenvalues of Hˆn in the interval (0, 1] and βˆ in the interval [0, 1), we can use the
following result:
Lemma 1. Let C be any symmetric positive definite matrix with maximum eigenvalue
less than or equal to one. For every constant γ in the interval [0, 1] the matrix
M =
[
(1 + γ)(I − C) −γ(I − C)
I 0
]
is Schur stable, i.e. its spectral radius ρ(M) is less than one.
Proof. Assume the eigenvalue decomposition I−C = V TΛV , with Λ diagonal with entries
λi ∈ [0, 1). The eigenvalues ofM are unchanged by left- and right-multiplication by
[
V
V
]
and its transpose. It is therefore sufficient to examine instead the spectral radius of
MD =
[
(1 + γ)Λ −γΛ
I 0
]
.
Since this matrix has exclusively diagonal blocks, its eigenvalues coincide with those of
the two-by-two submatrices
MD,i =
[
(1 + γ)λi −γλi
1 0
]
, for i = 1, . . . , n,
and it is sufficient to prove that every such submatrix has spectral radius less than one.
Note that the eigenvalues of MD,i are the roots of the characteristic equation
µ2 − (1 + γ)λiµ+ λiγ = 0. (6.11)
It is easily verified that a sufficient condition for any quadratic equation in the form
x2 + 2bx+ c = 0
to have roots strictly inside the unit disk is for its coefficients to satisfy i) |b| < 1, ii)
c < 1 and iii) 2|b| < c + 1. For the eigenvalue solutions to (6.11), this amounts to i)
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(1 + γ)λi/2< 1, ii) λiγ < 1 and iii) (1 + γ)λi < γλi + 1. All three conditions are easily
confirmed for the case λi ∈ [0, 1), γ ∈ [0, 1].
Stability of arithmetic errors in ADMM
As in the preceding section, for ADMM one can analyze in detail the arithmetic error
introduced at each step of a fixed-point implementation of Algorithm 5.
Defining ηi := zˆi − zi, γi := νˆi − νi, a similar analysis to that of the preceding section
produces the two-step error recurrence[
ηi+1
γi+1
]
︸ ︷︷ ︸
=:ξi+1
=
[
ρdiag(pi,i) Mˆ11 −diag(pi,i) (Mˆ11 − 1ρI)
ρ2Mˆ11(I − diag(pi,i)) (I − ρMˆ11)(I − diag(pi,i))
]
︸ ︷︷ ︸
=:A
[
ηi
γi
]
︸︷︷︸
ξi
+
[
diag(pi,i) 0
ρ(I − diag(pi,i)) I
]
︸ ︷︷ ︸
=:B
[
y,i
ν,i
]
︸ ︷︷ ︸
=:υi
, (6.12)
where: y,i ∈ [−n2−b, 0]n is a vector of multiplication errors arising from Algorithm 5,
line 2; pi,i ∈ [0, 1]n is a vector of error reduction scalings arising from the projection
operation in line 3; and ν,i∈ [−2−b, 2−b]n a vector of multiplication errors arising from 4
with ν,−1 = 0. Note that one can show that even when K̂ is not a box in the presence
of soft state constraints, the error can only be reduced by the projection operation. The
initial iterates of the recurrence relation are η−1 = η0, where η0 := zˆ0 − z0.
As in the case of the fast gradient method, these arithmetic errors are inherently bounded
by the constraint set K̂. In the absence of these bounding constraints (so that diag(pi,i) =
I), one can still establish that the arithmetic errors are bounded via examination of the
eigenvalues of the matrix
N :=
[
ρMˆ11 −(Mˆ11 − 1ρI)
0 0
]
. (6.13)
Recalling Assumption 2, we have the following result:
Lemma 2. The matrix N in (6.13) is Schur stable for any ρ > 0.
Proof. The eigenvalues of (6.13) are either 0 or ρλi(Mˆ11), so it is sufficient to show that
the symmetric matrix Mˆ11 satisfies ρ‖Mˆ11‖ < 1. Recalling that[
Mˆ11 Mˆ12
MˆT12 Mˆ22
]
=
[
Zˆ Fˆ T
Fˆ 0
]−1
where Zˆ := HˆA + ρI  0, the matrix inversion lemma provides the identity
Mˆ11 = Zˆ
− 1
2
[
I − Zˆ− 12 Fˆ T (Fˆ Zˆ−1Fˆ T )−1Fˆ Zˆ− 12
]
Zˆ−
1
2
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=: Zˆ−
1
2 Pˆ Zˆ−
1
2 , (6.14)
where Pˆ is a projection onto the kernel of Fˆ Zˆ−
1
2 , hence ‖Mˆ11‖ ≤ ‖Zˆ− 12 ‖‖Pˆ‖‖Zˆ− 12 ‖ =
‖Zˆ−1‖. It follows that
ρ‖Mˆ11‖ ≤ ρ‖(HˆA + ρI)−1‖ ≤ ρ · 1
λmin(HˆA) + ρ
≤ 1,
where λmin(HˆA) is the smallest eigenvalue of the positive semidefinite matrix HˆA. If HˆA is
actually positive definite, then the preceding inequality is strict and the proof is complete.
Otherwise, to prove that the inequality is strict we must show that 1/ρ is not an eigen-
value for Mˆ11 (which is positive semidefinite by virtue of (6.14)). Assume the contrary,
so that there exists some eigenvector v of Mˆ11 with eigenvalue 1/ρ, and some additional
(arbitrary) vector q that solves the linear system[
v
q
]
=
[
Zˆ Fˆ T
Fˆ 0
]−1 [
ρ · v
0
]
.
Any solution must then satisfy both HˆAv ∈ Im(Fˆ T ) and v ∈ Ker(Fˆ ). Consequently
vT HˆAv = 0, which requires v ∈ Ker(HˆA) since HˆA is positive semidefinite. Recall that
any such v can be decomposed into v = (u0, . . . , uN−1, x0, δ0, . . . , xN , δN ). If the quadratic
penalty for each δi is positive definite, then v ∈ Ker(HˆA) requires each δi = 0.
Since Fˆ v = 0, the remaining components of v must correspond to a sequence of state
and inputs compatible with the system dynamics in (4.3b), starting from an initial state
x0 = 0. Any solution v 6= 0 would then require at least one component ui 6= 0. Then
vT HˆAv ≥ uTi Rui > 0 since R is assumed positive definite, a contradiction.
Arithmetic Error Bounds for the Fast Gradient Method and ADMM
Finally, for both the fast gradient method and ADMM we can use Lemmas 1 and 2 to
establish an upper bound on the magnitude of error ηi for any arithmetic round-off errors
that might have occurred up to iteration i.
Proposition 3. Let b be the number of fraction bits and n be the dimension of the decision
vector. Consider the error dynamics due to arithmetic round-off in (6.10) or in (6.12),
assuming no error reduction from projection. The magnitude of any accumulation of
round-off errors up to iteration i, ‖ηi‖ = ‖zˆi − zi‖, is upper-bounded by
η¯i=‖EAi‖
∥∥∥∥
[
η0
η0
]∥∥∥∥+2−b√n(1+n2) i−1∑
k=0
‖EAi−1−kB‖ (6.15)
for all i = 0, . . . , Imax − 1, where matrix E =
[
I 0
]
.
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Proof. From the one-step recurrence (6.10) or (6.12) we find that
ξi = A
i ξ0 +
i−1∑
k=0
Ai−1−kBυk, i = 0, 1, . . . Imax − 1,
such that the result is obtained from applying the properties of the matrix norm. Observe
that 2−b
√
n(1 + n2) is the maximum magnitude of υk for any k = 0, . . . , i− 1.
Since the matrix A is Schur stable, the bound in (6.15) converges. Indeed, the effect of
the initial error ξ0 decays according to
‖EAi‖ ∝ ρ(A)i, (6.16)
whereas the term driven by arithmetic round-off errors in every iteration behaves according
to
i−1∑
k=0
‖EAi−1−kB‖ ∝ 1
1− ρ(A) −
ρ(A)i
1− ρ(A) . (6.17)
This result can be used to choose the number of bits b a priori to meet accuracy specifi-
cations on the minimiser.
6.3 Embedded hardware architectures for first-order
solution methods
Amdahl’s law [4] states that the potential acceleration of an optimization algorithm
through parallelization is limited by the fraction of sequential dependencies in the al-
gorithm. First-order optimization methods such as the fast gradient method and ADMM
have a smaller number of sequential dependencies than interior-point or active-set meth-
ods. In fact, a very large fraction of the computation involves a single readily parallelisable
matrix-vector multiplication, hence the expected benefit from parallelisation is substan-
tial. Our implementations of both the fast gradient method (Algorithm 3) and ADMM
(Algorithm 5) differ somewhat from more conventional implementations of these methods
in order to minimise sequential dependencies. Observe that in both of our algorithms, the
computations of the individual vector components are independent and the only communi-
cation occurs during matrix-vector multiplication. This allows for efficient parallelisation
given the custom computing and communication architectures discussed next. Specifically,
we describe a tool that takes as inputs the data type, number of bits, level of parallelism
and the delays of an adder/subtracter (lA) and multiplier (lM ) and automatically generates
a digital architecture described in the VHDL hardware description language.
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piK̂
Figure 6.1: Fast gradient compute architecture. Boxes denote storage elements and dotted
lines represent Nnu parallel vector links. The dot-product block vˆ
T wˆ and the
projection block piK̂ are depicted in Figures 6.2 and 6.4 in detail. FIFO stands
for first-in first-out memory and is used to hold the values of the current iterate
for use in the next iteration. In the initial iteration, the multiplexers allow xˆ
and Φˆn through and the result Φˆnxˆ is stored in memory. In the subsequent
iterations, the multiplexers allow yˆi and I − Hˆn through and Φˆnxˆ is read from
memory.
6.3.1 Hardware architecture for the primal fast gradient method
For a fixed-point data type, the parameterised architecture implementing Algorithm 3 for
problem (6.1) is depicted in Figure 6.1. The matrix-vector multiplication is computed in
the block labeled vˆT wˆ, which is shown in detail in Figure 6.2. It consists of an array of
Nnu parallel multipliers followed by an adder reduction tree of depth dlog2Nnue. The
architecture for performing the projection operation on the set K̂ is shown in Figure 6.4.
It compares the incoming value with the upper and lower bounds for that component.
Based on the result, the component is either saturated or left unchanged.
The amount of parallelism in the circuit is parameterised by the parameter P . In
Figure 6.1, P =1, meaning that there is parallelism within each dot-product but the Nnu
dot-products required for matrix-vector multiplication are computed sequentially. If the
level of parallelization is increased to P =2, there will be two copies of the shaded circuit in
Figure 6.1 operating in parallel, one computing the odd components of yˆi and zˆi, the other
computing the even. The different blocks communicate through a serial-to-parallel shift
register that accepts P serial streams and outputs Nnu parallel values for matrix-vector
multiplication. These Nnu values are the same for all blocks. It takes
⌈
Nnu
P
⌉
clock cycles
to have enough data to start a new iteration, hence the number of clock cycles needed to
compute one iteration of the fast gradient method for P ∈ {1, . . . , Nnu} is
LF :=
⌈
Nnu
P
⌉
+ lAdlog2Nnue+ 2lM + 3lA + 1 . (6.18)
Expression (6.18) suggests that there will be diminishing returns to parallelization –
a consequence of Amdahl’s law. However, (6.18) also suggests that if there are enough
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Figure 6.2: Hardware architecture for dot-product block with parallel tree architecture
(left), and hardware support for warm-starting (right). Support for warm-
starting adds one cycle delay. The last entries of the vector are padded with
wN , which can be constant or depend on previous values.
Figure 6.3: ADMM compute architecture. Boxes denote storage elements and dotted lines
represent nA parallel vector links. The dot-product block vˆ
T wˆ and the pro-
jection block piK̂ are depicted in Figures 6.2 and 6.5 in detail. FIFO stands
for first-in first-out memory and is used to hold the values of the current it-
erate for use in the next iteration. In the initial iteration, the multiplexers
allow In the initial iteration, the multiplexers allow x and M12 through and
the result M12b(x) is stored in memory.
resources available, the effect of the problem size on increased computational delay is only
logarithmic in the worst case. As Moore’s law continues to deliver devices with greater
transistor densities, the possibility of implementing algorithms in a fully parallel fashion
for medium size optimization problems is becoming a reality.
6.3.2 Hardware architecture for ADMM
Algorithm 5 shares the same computational patterns with Algorithm 3. Matrices Mˆ11
and Mˆ12 have the same dense structure as matrices I − Hˆn and Φˆn, hence the high-level
architecture is very similar, as illustrated in Figure 6.3. The differences lie in the size of
the matrices, which affect the number of clock cycles to compute one iteration
LA :=
⌈nA
P
⌉
+ lAdlog2 (nA)e+ lM + 6lA + 2 , (6.19)
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Figure 6.4: Box projection block. The total delay from tˆi to zˆi+1 is lA + 1. A delay of lA
cycles is denoted by z−lA
Figure 6.5: Truncated cone projection block. The total delay for each component is 2lA+1.
x and δ are assumed to arive and leave in sequence.
where nA := N(nu + nx + |S|) + nx + |S|, warm-starting support for variables z and
ν (shown in Figure 6.2), and the projection block for supporting soft state constraints
described in Figure 6.5. This block performs the projection of the pair (x, δ) onto the
set satisfying {|x− c| ≤ r + δ, δ ≥ 0} by using an explicit solution map for the projection
operation and computing the search procedure efficiently. In fact, only lA extra cycles are
needed compared to the standard hard-constrained projection. The block performs a set
of comparisons that are used to drive the select signal of a multiplexer.
Note that since multiplication and division by powers of two requires no resources in
hardware (just a reinterpretation of an array of signals), if ρ is restricted to be a power of
two, no hardware multipliers are required in ADMM outside of the matrix-vector multi-
plication block. Table 6.2 compares the resources required to implement the two architec-
tures. Again, with ADMM we trade higher resource requirements and longer delays for
the capability to solve more general problems.
Note that in a custom hardware implementation of either of our two methods, the num-
ber of execution cycles per iteration is exact. We also employ a fixed number of iterations
in our implementations of both algorithms, rather than implementing a numerical conver-
Table 6.2: Resources required for the fast gradient and ADMM computing architectures.
Fast gradient ADMM
multipliers P [Nnu + 2] PnA
adders/subtracters P [Nnu + 3] P [nA + 15]
memory blocks P [Nnu + nx + 4] P [nA + 8]
size of memory blocks
⌈
Nnu
P
⌉ ⌈
nA
P
⌉
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gence test, since such convergence tests represent a somewhat self-defeating computational
bottleneck in a hard real-time context. Providing cycle accurate completion guarantees is
critical for reliability in high-speed real-time applications [121].
6.4 Case studies
This section presents two case studies to evaluate the custom architectures and theoretical
bounds described in this chapter. Firstly, we consider the input-constrained optimal con-
trol of a real world model of an atomic force microscope (AFM)3 where the optimization
problem is solved via the fast gradient method. This system is an example of a highly dy-
namic positioning system requiring a sampling rate in excess of 1MHz. Secondly, for easier
comparison with the existing literature, we consider a widely studied benchmark example
consisting of a set of oscillating masses attached to walls, as described in Section 4.4, for
both FGM and ADMM.
6.4.1 Optimal control of an atomic force microscope
We consider the control of an AFM in which the overall objective is to obtain a topograph-
ical image of a sample specimen by measuring and manipulating the vertical clearance of
a cantilever beam from the surface of the sample. The considered AFM system is depicted
schematically in Figure 6.6, in which the specific control objective during the imaging
process is to maintain a constant reference distance r = 50 nm of the cantilever tip from
the sample surface. The varying height d of the imaged sample can be controlled via the
vertical displacement u of a piezoelectric plate actuator supporting the sample.
We use an experimentally obtained AFM system model from [116] whose frequency
response is shown in Figure 6.7, along with the frequency response of a 12th order LTI
SISO model of the system. We use a state-space representation of this model in observer
staircase form, so that the first state is directly proportional to the controlled error signal
r − (d + y), in order to facilitate tuning of the controller via manipulation of the MPC
objective function. We assume an input constraint u ∈ [0, 12.5], representing the allowable
input voltage range of the piezoelectric actuator. For the purposes of evaluating our
FGM implementation of MPC, we assume that the system state is available from some
external estimator. We choose a diagonal cost matrix Q and scalar R such that the system
achieves the simulated closed-loop behavior exemplified by Figure 6.8 when the controller
is implemented in a standard reference tracking configuration. To achieve good closed-loop
performance, we target controller sampling rates in excess of 1 MHz.
Our goal is to choose the minimum number of bits and fast gradient iterations such
that the closed-loop performance is satisfactory while minimizing the amount of resources
needed to achieve the desired sampling frequencies. Figure 6.9 shows the convergence
behaviour of the fast gradient method for one sample in the simulation with an actively
3I wish to thank Abu Sebastian of IBM Zu¨rich and Stefan Kuiper for experimental data and technical
advice related to the AFM example.
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r
cantilever
sample
Piezo plate actuatoru
Figure 6.6: Schematic diagram of the atomic force microscope (AFM) experiment. The
signal u is the vertical displacement of the piezoelectric actuator, d is the sam-
ple height, r is the desired sample clearance, and y is the measured cantilever
displacement.
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Figure 6.7: Bode diagram for the AFM model (dashed, blue), and the frequency response
data from which it was identified (solid, green).
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Figure 6.8: Typical cantilever tip deflection (nm, top), control input signal (Volts, middle)
and sample height variation (nm, bottom) profiles for the AFM example.
Table 6.3: Relative percentage difference between the tracking error for a double precision
floating-point controller using Imax = 400 and different fixed-point controllers.
Imax\b 10 12 14 16 18 20 22
15 55.18 33.25 29.13 28.74 29.28 29.25 30.65
20 16.13 0.88 0.06 0.02 0.02 0.02 0.02
25 17.56 0.96 0.05 0.01 0.01 0.01 0.01
30 17.57 0.96 0.04 0.00 0.00 0.00 0.00
35 17.42 0.95 0.04 0.00 0.00 0.00 0.00
constrained solution. The maximum attainable accuracy for different numbers of bits is
determined by the residual round-off error ηi, whose maximum magnitude, as predicted
by Proposition 3 and (6.16) and (6.17), converges to a finite value.
Table 6.5 shows the relative difference in closed-loop tracking performance for different
fixed-point controllers compared to a double precision floating-point controller executing
400 fast gradient iterations at each sample (considered to achieve optimal tracking). It is
clear that 15 iterations are not enough for satisfactory tracking. Assuming that a relative
tracking error smaller than 0.1% is desirable, using 20 fast gradient iterations and 14
fraction bits would be the optimal choice.
Table 6.4: Resource usage and potential performance at 400MHz (Virtex6) and 230MHz
(Spartan6) with Imax = 20.
P 1 2 3 4 6 7 16
multipliers 18 36 54 72 108 126 288
V6 Ts (µs) 1.30 0.90 0.80 0.70 0.65 0.60 0.55
S6 Ts (µs) 2.26 1.57 1.39 1.21 1.13 1.04 0.96
S6 chip LX16 LX25 LX45 LX75 LX75 LX75 -
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Figure 6.9: Convergence of the fast gradient method under different number representa-
tions.
For a fixed number of iterations one can calculate the execution time deterministically
according to (8.18). The FPGA designs can be clocked at more than 400 MHz using chips
from Xilinx’s high-performance Virtex 6 family or at more than 230 MHz using the low
cost and low power Spartan 6 family. Table 6.6 shows the achievable sampling times on
the two families for different levels of parallelisation. The resource usage is stated in terms
of the number of embedded multiplier blocks since this is the limiting resource in these
designs. With Virtex 6 devices one can achieve sampling times beyond 1 MHz for P = 2
and close to 2 MHz for P = 16 (maximum parallelism), whereas for Spartan 6 devices
well over 600 kHz sampling frequencies are achievable with P = 2 and close to 1 MHz
for P = 7. For Virtex 6, all designs fit inside the smallest device in the family (LX75T),
whereas for Spartan 6 technology a variety of chips will be suitable for different designs.
Note that the devices in the low power family will have power ratings in the region of
1 Watt.
6.4.2 Spring-mass-damper system
We consider a widely studied benchmark example consisting of a set of oscillating masses
attached to walls [114,222], as illustrated by Figure 4.2. In this case, the system is sampled
every 0.5 seconds assuming a zero-order hold and the masses and the spring constants
have a value of 1kg and 1Nm−1, respectively4. The system has four control inputs and
two states for each mass, its position and velocity, for a total of eight states. The goal of
4Note that we choose this sampling time and parameter set for ease of comparison to other published
results. Our implemented methods require computation times on the order of 1µs, as we report later
in this section.
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the controller, with parameters N = 10, Q = I and R = I, is to track a reference for the
position of each mass while satisfying the system limits.
We first consider the case where the control inputs are constrained to the interval
[−0.5, 0.5] and the optimization problem (6.1) with 40 optimization variables is solved
via the fast gradient method. Secondly, we consider additional hard constraints on the
rate of change in the inputs on the interval [−0.1, 0.1] and soft constraints on the states
corresponding to the mass positions on the interval [−0.5, 0.5]. The remaining states are
left unconstrained. The state is augmented to enforce input-rate constraints, and the fur-
ther inclusion of slack variables increases the dimension of the state vector to nx = 16.
Note that for problems of this size, MPC control designs based on parametric program-
ming [13, 35] are generally not tenable, necessitating online optimization methods. The
resulting problem with 216 optimization variables in the form (6.4) is solved via ADMM.
The closed-loop trajectories using an MPC controller based on a double precision solver
running to optimality are shown in Figure 6.10, where all the constraints become active
for a significant portion of the simulation. We do not include any disturbance model in
our simulation, although the presence of an exogenous disturbance signal would not lead
to infeasibility since the MPC implementation includes only soft-constrained states. Tra-
jectories arising from closed-loop simulation using a controller based on our fixed-point
methods are indistinguishable from those in Figure 6.10, so are excluded for brevity.
As a reference for later comparison, an input-constrained problem with two inputs and
10 states, formulated as an optimization problem of the form (6.1) with 40 variables,
was solved in [114] using the fast gradient method in approximately 50 µseconds. In
terms of state-constrained implementations, a problem with three inputs and 12 states,
formulated as a sparse quadratic program with hard state constraints and 300 variables,
was solved in [222] using an interior-point method reporting computing times in the region
of 5 milliseconds, while the state constraints remained inactive. In both cases, the solvers
were implemented in software on high-performance desktop machines.
Our goal is to choose the minimum number of bits and solver iterations such that the
closed-loop performance is satisfactory while minimising the amount of resources needed
to achieve certain sampling frequencies. Figure 6.11 shows the convergence behavior of
the fast gradient method and ADMM for two samples in the simulation with an actively
constrained solution. The theoretical error bounds on the residual round-off error ηi, given
by (6.15), allow one to make practical predictions for the actual error for a given num-
ber of bits, which, as predicted by Proposition 3 and (6.16) and (6.17), converges to a
finite value. Table 6.5 shows the relative difference in closed-loop tracking performance
for different fixed-point fast gradient and ADMM controllers compared to the optimal
controller. Assuming that a relative error smaller than 0.05% is desirable, using 15 solver
iterations and 16 fraction bits would be a suitable choice for the fast gradient method. The
problem (6.4) solved via ADMM appears more vulnerable to reduced precision implemen-
tation, although satisfactory control performance can still be achieved using a surprisingly
small number of bits. In this case, employing more than 18 fraction bits or more than 40
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Figure 6.10: Closed-loop trajectories showing actuator limits, desirable output limits and a
time-varying reference. On the top plot 21 samples hit the input constraints.
On the bottom plot 11, 28 and 14 samples hit the input, rate and output con-
straints, respectively. The plots show how MPC allows for optimal operation
on the constraints.
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Figure 6.11: Theoretical error bounds given by (6.15) and practical convergence behavior
of the fast gradient method (left) and ADMM (right) under different number
representations.
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Table 6.5: Percentage difference in average closed-loop cost with respect to a standard
double precision implementation. In each table, b is the number of fraction
bits employed and Imax is the (fixed) number of algorithm iterations. In cer-
tain cases, the error increases with the number of iterations due to increasing
accumulation of round-off errors.
Imax\b 10 12 14 16 18 20
5 5.30 2.76 2.87 3.03 3.05 3.06
10 14.53 0.14 0.06 0.18 0.20 0.02
15 17.04 0.35 0.25 0.04 0.00 0.01
20 16.08 0.15 0.19 0.06 0.01 0.00
25 17.27 0.15 0.19 0.05 0.01 0.00
30 16.90 0.31 0.21 0.03 0.02 0.00
35 18.44 0.19 0.22 0.05 0.01 0.00
FGM
Imax\b 10 12 14 16 18 20
10 53.49 0.18 1.17 0.68 0.57 0.58
15 47.84 0.46 1.08 0.63 0.51 0.49
20 44.79 0.76 0.95 0.57 0.45 0.42
25 47.03 0.98 0.86 0.51 0.39 0.37
30 45.17 1.02 0.82 0.46 0.35 0.32
35 46.02 1.07 0.81 0.43 0.31 0.28
40 46.87 1.29 0.74 0.41 0.28 0.25
ADMM
ADMM iterations results in insignificant improvements.
For the implementation of ADMM there are a number of tuning parameters left to the
control designer. Setting the regularization parameter to ρ = 2 simplifies the implemen-
tation and provided good convergence behavior. The maximum observed value for the
Lagrange multipliers ν was 7.8, so the penalty parameter σ1 was set to σ1 = 8 to obtain
an exact penalty formulation as described by Theorem 1. In Section 6.1.3 it was noted
that the convergence of ADMM can be very slow when there is large mismatch between
the size of the primal and dual variables. This problem can be largely avoided by scaling
the matching condition (6.5) with a diagonal matrix, where the entries associated with the
soft-constrained states and the slack variables are assigned σ and the rest are assigned 1.
This scaling procedure correspond to variable transformations y = Dy˜ and z = Dz˜ that
can be applied oﬄine.
In order to evaluate the potential computing performance the architectures described
in Section 6.3 were implemented in FPGAs. For a fixed number of iterations one can
calculate the execution time of the solver deterministically according to (8.18) or (6.19).
Table 6.6 shows the achievable sampling times on the two families for different levels of
parallelisation. For the input-constrained problem solved via the fast gradient method, one
can achieve sampling rates beyond 1 MHz with Virtex 6 devices using a modest amount
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of parallelisation. One can also achieve sampling rates in the region of 700 kHz with
Spartan 6 devices consuming in the region of 1 W of power. For the state-constrained
problem solved via ADMM, since the number of variables is significantly larger, larger
devices are needed and longer computational times have to be tolerated. In this case,
achievable sampling times range from 40kHz to 200kHz for different Virtex 6 devices.
Note that the fastest performance numbers reported in the literature are in the millisec-
ond region, several orders of magnitude slower than what is achievable using the techniques
presented in this chapter.
Table 6.6: Resource usage and potential performance at 400MHz (Virtex6) and 230MHz
(Spartan6) with 15 and 40 solver iterations for FGM and ADMM, respectively.
The suggested chips in the bottom two rows of each table are the smallest
with enough embedded multipliers to support the resource requirements of each
implementation.
FGM
P 1 2 3 4 8 16 32
multipliers 42 84 126 168 336 672 1344
V6 Ts (µs) 1.95 1.20 0.98 0.82 0.64 0.56 0.53
S6 Ts (µs) 3.39 2.09 1.70 1.43 1.10 0.98 0.91
V6 chip LX75 LX75 LX75 LX75 LX130 LX240 SX315
S6 chip LX45 LX75 LX75 LX100 - - -
ADMM
P 1 2 3 4 5 6 7
multipliers 216 432 648 864 1080 1296 1512
V6 Ts (µs) 23.40 12.60 9.00 7.20 6.20 5.40 4.90
S6 Ts (µs) 40.70 21.91 15.65 12.52 10.78 9.39 8.52
V6 chip LX75 LX130 LX240 LX550 SX315 SX315 SX475
S6 chip - - - - - - -
6.5 Summary and open questions
This chapter has proposed several custom computational architectures for different first-
order optimization methods that can handle linear-quadratic MPC problems with input,
input-rate, and soft state constraints. First-order methods are very well-suited for custom
hardware acceleration because the algorithms are based on matrix-vector multiplication
with few extra sequential dependencies and they can be fully implemented using fixed-
point arithmetic. Implementation of the proposed architectures in FPGAs has shown that
satisfactory control performance at a sample rate beyond 1 MHz is achievable even on
low-end devices, opening up new possibilities for the application of MPC on resource-
constrained embedded systems.
This chapter has also provided a unified error analysis framework for different first-order
methods that can be used to obtain practical estimates for the expected error in the min-
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imiser given the computing precision. Such a tool can be used for oﬄine controller design.
The case studies have demonstrated that the algorithms remain numerically reliable at
very low bit-widths.
A target for future work in this area could be to extend the error analysis such that
one can choose the computing precision a priori given a closed-loop tracking error specifi-
cation. This would require to link the error in the minimiser to the error in the function
value and then characterise the expected effect of suboptimal solutions on the closed-loop
trajectories.
In order to extend the applicability of the proposed architectures to a wider set of MPC
problems, a larger set of efficient projection architectures for common simple sets need to
be designed. Automatic ways of deriving efficient parallel projection architectures given a
mathematical description of a set would also be desirable.
Further work could also investigate the use of the error analysis framework to derive new
algorithms or problem transformations such that the resulting reduced precision imple-
mentations are less vulnerable to error accumulation. Being able to implement the MPC
controller using less bits while retaining reliability would allow one to use less resources
or to increase the sampling frequencies for a given amount of resources.
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7 Predictive Control Algorithms for
Parallel Pipelined Hardware
Complex custom circuits, especially those implemented in FPGAs, often have to be deeply
pipelined to achieve high clock frequencies. When the implemented algorithms are it-
erative, as opposed to stream processing applications, long pipelines can result in low
hardware utilization, since a new iteration cannot start until the data from the previous
iteration is ready, often resulting in parts of the circuit remaining idle for a significant
fraction of time. While this shortcoming also affects the fixed-point architectures for first-
order solvers presented in Chapter 6, the impact is much more pronounced on the floating-
point interior-point architectures of Chapter 5 due to the very long latencies associated
with floating-point arithmetic units in FPGAs and the characteristics of the interior-point
algorithm.
However, long pipelines can also be used to our advantage. It is possible to use the
idle computational power to time-multiplex multiple problems into the same circuit to
hide the pipeline latency and keep arithmetic units busy at all times [124]. The result of
applying the proposed technique is that the interior-point architectures can solve several
independent QP problems simultaneously, while using the same hardware resources as for
solving only one QP problem. Unlike with software platforms, custom hardware gives the
necessary cycle accurate execution control to ensure that solving several problems does
not have any performance impact on the time taken to solve just one problem.
In recent years, following the advent of widespread parallel processing capabilities, there
have been some algorithmic developments in the MPC community to attempt to make use
of these new capabilities in a different manner than by parallelising a given standard
algorithm [129, 134]. The proposed techniques often make use of suboptimal solutions
(more than one) with respect to the original control problem (4.2) but result in improved
closed-loop behaviour as a consequence of faster sampling, leading to improved disturbance
rejection capabilities.
Even though most of the developments originally targeted multi-core general-purpose
processors, the concepts are still valid for exploiting the unusual characteristics of our
interior-point architectures. This chapter will show how these new MPC algorithms can
be adapted for implementation in deeply pipelined architectures for improving the com-
putational efficiency of the optimization solver. We will also propose new unconventional
ways to make use of this available slack computational power to improve the performance
of the control system.
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Outline
This chapter starts by explaining the concept of pipelining, how long pipelines arise, and
their consequences in Section 7.1. Section 7.2 gives an overview of several methods for
filling the pipeline in interior-point architectures with a special focus on a scheme labelled
parallel multiplexed MPC. Section 7.3 summarises open questions in this area.
7.1 The concept of pipelining
In Chapter 3, pipelining was briefly discussed in the context of general-purpose proces-
sors. In this section we will go into more details about the benefits and consequences of
pipelining in custom datapaths.
In synchronous digital circuitry, the content or output of a register is updated with its
input value at every rising (or falling) edge of the clock signal. Between clock edges the
contents of the registers are held constant. As a consequence, for the digital circuit to
behave in a reliable way, the clock period has to be longer than the longest propagation
delay between two registers. This is required to make sure that all register inputs have the
final value of the logical operations between all registers at the clock rising edge trigger.
Consider Figure 7.1 a) which shows a sequence of logic gates with a propagation delay
of td seconds between two registers. If this is the longest combinatorial path in the circuit,
then fc <
1
td
, and inputs can be accepted every 1fc seconds. One method to increase
the clock frequency and the rate at which the circuit can process inputs is to insert
more registers in the combinatorial path. When the registers are placed such that the
propagation delay between all registers is the same, as shown in Figure 7.1 b), the overall
input-output delay or latency does not increase under the assumption of negligible register
delays. In this case the clock frequency can be increased by a factor of six and the
throughput, or the rate at which inputs can be processed, also increases by a factor of six.
However, in general it is not possible to place registers such that the delay between all
registers is the same. The situation shown in Figure 7.1 c) is more common. In this case
t3 is the longest delay path, the throughput is given by
1
t3
and the input-output latency is
given by 6t3 > td, hence one trades an increase in latency for an increase in throughput.
7.1.1 Low- and high-level pipelining
Pipelining can occur at the register transfer level or at the algorithmic level. At the lowest
level, pipelining consists of inserting registers between logic gates. At a slightly higher
level of abstraction one can think, for example, about inserting registers inside a binary
multiplier. For instance, a 4-bit by 4-bit multiplication operation consists of conditionally
adding four shifted versions of one of the 4-bit inputs. An array implementation of this
multiplier would consist of a sequence of four 4-bit adders. A pipelined implementation
of the array multiplier would include registers between the binary adders, which would
increase the multiplication latency but would allow the processing of inputs at a faster
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rate.
One can also think about pipelining in higher-level operations. For example, the MIN-
RES solver implementation in [21] is deeply pipelined, trading an increase in the latency
of one MINRES iteration for the capability of increasing the rate at which independent
linear systems can be processed. At an even higher level of abstraction, consider the
interior-point hardware architecture described in Chapter 5, which consists of two sep-
arate hardware blocks, one preparing linear equations and the other solving them. In
order to increase the rate at which independent QP problems can be processed, the design
inserts a high-level register bank between the two blocks. For maximising the efficiency
of the circuit the delay of the two blocks has to be ideally the same, as in Figure 7.1 b),
which guided design decisions.
7.1.2 Consequences of long pipelines
In some applications, throughput is the most important measure. For example, in digital
audio processing or in packet switching, a small increase in input-output latency can be
tolerated if it allows one to significantly increase the audio sampling rate or the rate at
which packets can be processed by a router. Custom hardware for these applications can
often have very long pipelines without incurring performance penalties.
For iterative latency-sensitive applications, long delays are problematic since a new
iteration cannot start before the data from the previous iteration is available. In MPC,
latency is the most important measure as it determines how fast one can sample from
the system’s sensors and respond to disturbances and setpoint changes. Floating-point
units have very long delays that result in large overall iteration delays in the linear solver
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inside the interior-point solvers. The consequence of a long pipeline, as is the case with
general-purpose processors, is that many independent operations are needed to make an
efficient utilisation of the hardware resources. Our task in this chapter is to derive MPC
strategies that can make better use of the long pipeline in the floating-point interior-point
solvers of Chapter 5.
7.2 Methods for filling the pipeline
This section describes methods for increasing the utilization of the execution pipeline.
It starts by proposing an unconventional sampling technique that is independent of the
control strategy or algorithm used. The chapter then discusses estimation problems and
distributed optimization algorithms, also independent of the use of MPC. The last three
subsections present MPC-specific algorithms that require solving many similar indepen-
dent convex QPs.
The implementation of the method described in Section 7.2.6 in a pipelined architecture
is described and evaluated in detail. For the remaining methods, we discuss the way in
which they could be implemented in the architectures of Chapter 5 but experimental
results are not yet available.
7.2.1 Oversampling control
In control systems such as the one described in Figure 2.2, a sensor measurement is taken
and the corresponding control action is usually applied once the controller computation
has terminated, say after Tc seconds. With standard sampling schemes one has to wait
for the computation to terminate before one can sample again, hence the sampling time
Ts is bounded from below by Tc.
One can also ignore that constraint and sample again to initiate the computation of
another control action before the previous computation has terminated. Under this intra-
delay sampling scheme [26, 27], Ts < Tc. Figure 7.2 illustrates the difference between the
standard sampling and oversampling schemes. Note that the implementation of intra-delay
sampling relies on the availability of a computational platform that supports concurrent
computations. With respect to Figure 7.2 two different control computations will always
be occurring simultaneously. The latency of the control action will still be Tc but the rate
at which control actions are being applied (throughput) will double.
This sampling scheme is common for streaming computations, such as those occurring
in signal processing, but can also provide several advantages for control. By increasing the
sampling frequency, the controller can handle higher bandwidth disturbances. Oversam-
pling control also reduces the maximum reaction time to disturbances, given by Tc + Ts,
which could lead to better disturbance rejection. In addition, since control actions will be
applied at a faster rate, the control trajectory is expected to be smoother, which could
help to overcome slew rate limitations in the actuators.
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of the system. How this is conducted can be observed
from Figure 2(b): The plant output is sampled and the
computation of the control signal is initiated. After Ts
seconds, the plant output is sampled again and a new
computation is initiated before the previous computation
has terminated, hence Ts < Tc. We term this intuitive
principle intra-delay sampling. Observe that intra-delay
sampling fundamentally depends on the availability of
parallel computational units, as the number of diagonal
lines that intersect any given vertical line in Figure 2(b)
is greater than one. Note that intra-delay sampling is a
single-rate control technique and therefore distinct from
multi-rate control.
Intra-delay sampling draws its main motivation from the
fact that for modern control algorithms, such as MPC,
the computational delay Tc is often too large. Even if the
available parallelism is exploited in full, Tc may still not
be sufficiently small to meet the (real-time) constraints
of the application. By utilising the proposed technique
we are able to speed up the sampling and control signal
update rate; spare parallel computational resources may
be transformed directly into sampling speed-ups. The
expected gains from the intra-delay sampling scheme are:
(1) By increasing the sampling frequency, the controller
may cope with higher bandwidth disturbances.
(2) It reduces the controller-reaction-time to distur-
bances, promising better disturbance rejection.
(3) We expect a smoother overall control signal.
The paper is organized as follows. We will introduce
the principle of intra-delay sampling utilising a concrete
control algorithm (LQR state feedback controller) and
discuss two possible implementations of a controller of
this type: one where the computational delay Tc is a
function of the sampling speed-up TcTs and one where Tc is a
constant. While the former complicates a straightforward
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analysis, the latter allows a clear reasoning why intra-delay
sampling is useful in practice. Finally, we will show by
simulation that intra-delay sampling has the potential to
outperform standard sampling schemes.
2. INTRA-DELAY SAMPLING CONTROLLER
DESIGN
Suppose Tc is known; we will see in Section 3 that for
the considered implementations Tc may be determined
explicitly. As a measure of the sampling speed-up define
h := TcTs , where we assume w.l.o.g. that h ∈ N, h ≥ 1. To
ensure that for h → ∞, Tc → 0 the closed-loop system
remains meaningful and tends towards its continuous-
time counterpart, we employ the theory of sampled-data
systems (e.g. see Feuer and Goodwin (1996)).
We will now analyse three different plants, depicted in
Figure 3: the continuous-time plant P , the sampled-data
discrete-time plant P˜ and the sampled-data discrete-time
plant incorporating the computational delay P˜h. Here
z−h represents a discrete-time delay of h samples, hence
hTs = Tc seconds. Consequently we will design a sampled-
data controller for the plant P˜h, i.e. a controller that is
aware of its own computational delay.
2.1 Example: LQR control
The design challenge for a sampled-data LQR controller
with a computational delay of Tc = hTs seconds can be
formulated as:
min
u:[hTs,∞)→Rm
∫ ∞
0
[
x(t)$Qx(t) + u(t)$Ru(t)
]
dt (1a)
where u : [0, hTs)→ Rm is given subject to
P : x˙(t) = Ax(t) +Bu(t), x(0) = x0 (1b)
and the zero-order-hold constraint
u(t) = u(kTs), ∀t ∈ [kTs, (k + 1)Ts), ∀k ∈ N, (1c)
where A ∈ Rn×n, B ∈ Rn×m, Q ∈ Rn×n, R ∈ Rm×m
and Q ≥ 0, R > 0 with (Q1/2, A) detectable, (A,B)
stabilizable. Similar design challenges can be posed, e.g. for
H∞, etc. Here we give an exemplar derivation. Although
these derivations are standard (see Feuer and Goodwin
(1996) and the references therein), they are nevertheless
central to the structural arguments that follow.
Let h = TcTs ∈ N, x[k] := x(kTs) and u[k] := u(kTs). From
(1b) and (1c) we have that P˜ : x[k + 1] = Φx[k] + Γu[k],
where Φ := eATs ∈ Rn×n and Γ :=
∫ Ts
0 e
θdθB ∈ Rn×m.
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Figure 7.2: Different sampling schemes with Tc and Ts denoting the computation times
and sampling times, respectively. Figure adapted from [26].
Attempting to reduce the sampling time only by parallelising the implementation has
certain limitations. With standard sampling Tc, and hence Ts, become a function of the
exploited parallelism, but Amdahl’s law (refer to Section 3.1.3) states that the acceleration
through parallelisation is severely limited by the nature of the algorithm. With oversam-
pling control, Ts depends on the amount of concurrent computations that can be executed,
which is independent of the parallelisation opportunities in the control algorithm, giving
greater flexibility.
This scheme could be implemented using an architecture such as the one described
in Chapter 5. In this case, the concurrent control computations would not necessitate
extra hardware resources but they will use the slack computing power in the pipelined
architecture. Parallelism in the interior-point architecture reduces the computing latency
Tc and pipelining allows one to reduce the sampling time Ts even further. Of course, the
oversampling factor is limited by the number of independent QP problems that can be
handled simultaneously by the architecture, given by (5.3).
A GPU could also be a suitable candidate for implementing this oversampling scheme,
since the independent concurrent operations could be used to fill its long pipelines. How-
ever, in this case the independent QP computations will not be synchronised. In fact, at
a given time all QP solvers will be at a different iteration, and the input and output data
arrival and departure times will be different. This lack of synchronisation between kernels
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could be problematic for a GPU implementation. In custom hardware we have complete
control of I/O and computation scheduling, hence this scheme could be implemented effi-
ciently.
7.2.2 Moving horizon estimation
When the state vector is not fully measurable, the process of estimation involves recon-
structing the state vector (and disturbance) from current and past sensor measurements
at the system’s output. The estimate is then passed on to the controller to compute a
correcting action (refer to Figure 2.2).
Moving horizon estimation (MHE) is an optimization-based technique analogous to
model predictive control for the estimation problem [89, 183, 186]. Instead of predicting
the state and input trajectories into the future, the MHE strategy starts with an estimated
value of the state in the past and reconstructs the state trajectory in the time window
between the estimated value and the current time instant, taking into account the physical
constraints of the system and bounds on the disturbances. Given
i) a noisy linear map between the system’s internal state and the system’s output, i.e.
yk ≈ Cxk,
ii) a guess x of the state at the start of the estimation window,
iii) the previous N control commands, uk for k = 1, . . . , N , and
iv) the current and previous N output measurements, yk for k = 0, 1, . . . , N ,
an MHE estimator solves a constrained N -stage optimal estimation problem in the form
J∗(w1, . . . , wN , x0, . . . , xN ) :=
min
1
2
(x0 − x)T Q˜(x0 − x) + 1
2
N∑
k=1
(yk − Cxk)TQ(yk − Cxk) + wTk Rwk (7.1)
subject to
xk+1 = Adxk +Bduk + wk, k = 0, 1, . . . , N − 1, (7.2a)
xk ∈ X, k = 0, 1, . . . , N, (7.2b)
yk − Cxk ∈ V, k = 0, 1, . . . , N, (7.2c)
wk ∈W, k = 1, . . . , N. (7.2d)
where X, V and W are convex sets and the matrices Q, R and Q˜ are chosen such that
the problem is convex with a unique solution and the estimator remains stable [122]. If a
feasible solution exists, the state estimate to be sent to the controller is the optimal value
x∗N .
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In a standard control system, the state is estimated in Te seconds, the input command
is computed in Tc seconds and then the system is sampled again. One can increase the
rate at which state estimates are available by sampling the system’s output faster and
starting new MHE problem instances before the Te + Tc cycle has been completed. Since
all estimation problems are independent, they can be solved concurrently.
The increased throughput in the estimator could be used to continuously update the
state estimate for the controller, while it is computing the control action, so that it can
make use of more current state information. Since, when using a non-condensed formula-
tion, the state estimate only changes some coefficients of the equality constraints (refer to
Section 4.2.1), which only affect the right-hand vector of the linear systems solved in an
interior-point method, updating the state estimate in an interior-point solver is straight-
forward and involves no computation.
The problem (7.1)–(7.2) is a quadratic program in the same form as the optimal control
problem (4.2)–(4.3), hence can be solved using the same methods. An interior-point
architecture designed with the same principles as the one described in Chapter 5 would
have the characteristic of being able to solve several MHE problems simultaneously without
requiring extra hardware resources.
7.2.3 Distributed optimization via first-order methods
When one solves an equality constrained QP using a first-order method one has to solve
the dual problem (refer to Section 2.2.3). In this case, the computation of the gradient of
the dual function (2.31) is itself an optimization problem of the form (2.32). If the cost
function is separable, this task can be decomposed into several independent optimization
problems that can be solved concurrently using an architecture such as the one described
in Chapter 5. Unfortunately, for ADMM, the steps for computing the approximation of
the dual gradient are not independent (see (2.33)–(2.34)), hence they cannot be carried
out concurrently.
7.2.4 Minimum time model predictive control
A minimum time MPC formulation includes the horizon length as a decision variable for
applications where it is desirable to reach a given state in the minimum number of steps.
Since the horizon length is a discrete integer variable the resulting optimization problem
is non-convex.
Example applications that can benefit from this formulation due its finite-time comple-
tion guarantees include aerial vehicle manoeuvres [189] and spacecraft rendezvous [88]. In
such applications one might want to minimize, for instance,
N−1∑
i=0
(1 + ‖ui‖1) (7.3)
subject to the system’s dynamics, N ≤ Nmax, and xN being equal to the target final
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location. Having a variable control horizon enables a balance between fuel usage and
manoeuvre completion time. Simulations have shown that fuel consumption using this
MPC formulation is favourable compared to conventional control methods.
Even though problem (7.3) is non-convex, since N is restricted to a small discrete set,
it is feasible to pose the variable horizon problem as a sequence of quadratic (or linear)
convex programs. These problems are all independent and can be solved in parallel or in
a pipelined architecture [86] such as the one described in Chapter 5. Since the problems
are of increasing size with the horizon length, the architecture would need to be designed
for N = Nmax.
7.2.5 Parallel move blocking model predictive control
The main shortcoming of MPC is its very high computational demand. One approach for
reducing the computational load is to approximate the original optimization problem (4.2)
and work with suboptimal solutions. The schemes that are presented in the following two
subsections build on this concept.
With move blocking model predictive control the approximation consists of forcing the
control input trajectory to remain constant over a larger period than one sampling interval,
thereby reducing the degrees of freedom in the optimization problem [139]. This effectively
reduces the number of steps in the prediction horizon. Figure 7.3 illustrates the strategy
with three hold intervals m0, m1 and m2 consisting of two, three and four sampling
intervals, respectively. The effective prediction horizon is Nˆ = 3 and
Nˆ−1∑
i=0
mi = N (7.4)
always holds. The solution to the approximated problem can be computed faster, hence
this scheme gives the freedom to trade suboptimality of the control action with the achiev-
able sampling period. Exploring this trade-off makes sense because faster sampling gives
better disturbance rejection.
Since the control inputs are only allowed to change at specific points, the number of
state variables is also reduced. In fact, constraints can only be enforced at these discrete
intervals, hence the state constraint set X∆ has to be adjusted according to the hold interval
lengths mi to guarantee constraint satisfaction within that interval. For details on this
procedure, see [241]. When the hold intervals lengths are not equal the time-invariant
MPC problem (4.2) becomes time-varying. The dynamics constraint (4.3b) would also
have different matrices Ad,k and Bd,k for k = 0, 1, ..., Nˆ − 1.
Whereas the MPC scheme that we describe in the next subsection can only be applied
to systems with more than one input, move blocking MPC only requires N > 1, which is
true for most MPC problems. Since the computational savings result from a reduction in
the horizon length from N to Nˆ , the magnitude of the savings depends to a large extent
on the MPC formulation used (see Chapter 4 for details on the different formulations).
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Figure 1: Schematic representation of the NHC scheme. The prediction is performed forM steps that are
multiple of the sampling period h.
where mi 2 N, i = 0, 1, . . . ,M are the holds and M is the number of steps in the horizon such
that, if the horizon is sought to be of length T , then
MX
i=0
mih = T. (12)
The transition from the problem in (10) to the one with NHC involves the inclusion in (10) of the
hold constraints
uqj = uqj+1 = . . . = uqj+mj 1 = uˆj, j = 0, 1, . . . ,M   1, (13)
where
qj :=
⇢
0 for j = 0Pj 1
l=0 ml for j > 0
. (14)
This is written more compactly in the following NHC problem, denoted as P(x,M), and defined
as
P(x,M) : J⇤h(x,M) := min
uˆ,xˆ
(
xˆ0MPmMhxˆM +
M 1X
i=0

xˆi
uˆi
 0
Qmih

xˆi
uˆi
 )
,
s.t. (xˆi, uˆi) 2 Zmih, xˆM 2 X (KmMh),
xˆi+1 = Amihxˆi +Bmihuˆi, xˆ0 = x,
8i 2 {0, 1, . . . ,M   1}, (15)
where uˆ :=
⇥
uˆ00 uˆ
0
1 . . . uˆ
0
M 1
⇤0 and xˆ := ⇥xˆ01 xˆ02 . . . xˆ0M⇤0 are the coarse vectors of pre-
dicted input moves and predicted states, respectively. Note that the state constraints are en-
forced only at the discrete intervals given by M, hence we restrict our constraints to a suitably-
defined Zmih ✓ Zh (see Yuz et al. (2005)) to ensure inter-sample constraint satisfaction. Note that
(15) is a time-varying constrained LQR problem.
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Figure 7.3: Predictions for a move blocking scheme where the original horizon length of 9
samples is divided into three hold intervals with m0 = 2, m1 = 3 and m2 = 4.
The new effective horizon length is three steps. Figure adapted from [134].
Recall that the computational effort for solving condensed QPs grows cubically in the
horizon length but only linearly with the non-condensed formulation.
While move blocking can offer computational savings, it is well-known that if the hold
intervals are not uniform, the strategy will lack feasibility and stability guarantees [30].
With standard MPC schemes, recursive feasibility is guaranteed by shifting the solution
at the previous time instant and setting uN−1 = KxN . When xN is forced to lie inside a
terminal invariant set with respect to the gain K, this step guarantees that the new xN
will also be feasible. Since the objective function is also a Lyapunov function the scheme
is also guaranteed to be stable (see [147] for more details on the stability of MPC). For
non-uniform move blocking, the shifting argument does not generally apply because the
points where the inputs are held constant in the shifted vector do not correspond to the
points where the inputs are held constant in the solution at the previous time step.
Parallel move blocking [134, 135] is a sche e that can reduce the suboptimality of the
implemented control action and can also retain the feasibility and stability guarantees of
standard MPC. The strategy solves several optimization problems in parallel with different
blocking or hold constraints. The input sequence that results in the lowest open-loop cost
is selected and the problems are solved again at the next sampling instant. Note that the
parallel version reduces the suboptimality over sequential move blocking because the cost
function can only be equal or lower than the case where only one move blocking problem is
solved. In addition, the shifting argument for establishing recursive feasibility of parallel
move blocking holds by appropriate selection of the set of hold constraints [134,135].
If the number of effective prediction horizon steps Nˆ is the same for all move blocking
problems to be solved simultaneously, then the scheme generates a set of independent
optimization problems of the same size and structure, which can be solved efficiently with
an architecture such as the one described in Chapter 5.
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Figure 7.4: Standard MPC (top) and multiplexed MPC (bottom) schemes for a two-input
system. The angular lines represent when the input command is allowed to
change.
7.2.6 Parallel multiplexed model predictive control
Multiplexed MPC (MMPC) was proposed to reduce the computational burden of MPC [130,
190]. This section extends the MMPC algorithm in a way such that the interior-point
architecture proposed in Chapter 5, which is capable of solving several QP problems si-
multaneously, can be exploited. This version of MMPC will be referred to as parallel
MMPC.
The original formulation of MMPC was derived for implementation on a single core
sequential processor, solving one QP problem per sampling interval. The key idea is that,
for an nu-input plant, instead of optimizing over all the nu input channels in one large
QP, the input trajectories are optimized one channel at a time, in a pre-planned periodic
sequence, and the control moves updated as soon as the solution becomes available. This
results in a smaller QP at each sampling instant leading to reduced online computational
load, which in turn enables faster sampling and a faster response to disturbances, despite
finding a sub-optimal solution to the original optimization problem [128]. Figure 7.4
illustrates the difference between standard MPC and a multiplexed MPC scheme for a
two-input plant. With MMPC the plan for each input is only allowed to change every two
sampling intervals in a time-multiplexed fashion.
This scheme is closer to industrial practice in cases where there is a complex plant with
network constraints, meaning that all control inputs cannot be updated simultaneously
due to limitations in the communication channels between the actuators and the controller.
The parallel MMPC scheme that we describe in this section helps to choose which inputs
are best to update at any given sampling interval. Algorithm 6 outlines the key steps in
parallel MMPC and Figure 7.5 gives an illustrative example for a two-input system.
As can be seen from Algorithm 6, parallel MMPC uses MMPC as an elementary building
block. In parallel MMPC, for a plant with nu inputs, there can be up to nu copies of MMPC
at a given time, each operating independently and in parallel, optimizing with respect to
a different subset of control moves. The set of control moves which produces the smallest
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Algorithm 6 Parallel MMPC
1. Initialize by optimizing over all the control moves.
2. Store the planned moves (N moves for each input).
while 1 do
3. Apply the first control move for all inputs and shift the plan.
4. Obtain new measurement x.
5. Solve nu different copies of MMPC in parallel. For each copy, optimize with respect
to different subsets of control moves.
6. Evaluate and select from these nu copies of MMPC, the set of control moves that
gives the smallest cost.
7. Update the plan for the set of input channels that gives the smallest cost. Retain
the previous plan for the other input channels.
end while
input 1
input 2
input 1
input 2
Ts 2Ts 3Ts 4Ts 5Ts 6Ts 7Ts0
Figure 7.5: Parallel multiplexed MPC scheme for a two-input system. Two different mul-
tiplexed MPC schemes are solved simultaneously. The angular lines represent
when the input command is allowed to change.
cost is selected and applied to the plant. The process is repeated at the next updating
instant. The resulting updating sequence does not follow a pre-planned sequence and is
not necessarily periodic.
Note that Step 1 in Algorithm 6 involves solving for inputs across all input channels.
This type of initialization requirement is common in distributed MPC. Subsequent opti-
mizations use this initial solution, but optimize with respect to a subset of control moves.
The stability property of MMPC does not depend on the optimality of this initial solution,
only on its feasibility [129]. For parallel MMPC, we state its stability properties in the
following proposition:
Proposition 4. Parallel MMPC, obtained by implementing Algorithm 6, gives closed-loop
stability.
Proof. The proof follows standard argument used by most MPC stability proofs, which
depends on the constrained optimization being feasible at each step. In the proposed
parallel MMPC algorithm, the default MMPC is always evaluated at every iteration,
among the nu parallel copies of MMPC. It then follows that closed-loop stability can
be achieved by applying the default MMPC, which is stabilizing. This gives the worst
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case since the parallel MMPC algorithm ensures that switching to a different MMPC will
further reduce the cost.
Performance evaluation
We evaluate the potential achievable acceleration from employing parallel MMPC by using
the slack computational power in the interior-point hardware architecture described in
Chapter 5. First, we study the dependence on the problem dimension and then present a
case study for the spring-mass-damper system introduced in Section 4.4.
Figure 7.6 compares the computational times for standard MPC and parallel multi-
plexed MPC when taking advantage of the parallel computational channels provided by
the architecture proposed in Chapter 5. Systems with a larger number of inputs will ben-
efit most from employing the multiplexed MPC formulation, as the reduction in size of
the QP problem will be larger. The latency expression (5.2) consists of quadratic, linear
and constant terms with respect to the number of inputs nu. If nu is small compared
to the number of states nx and the horizon length N , the constant term dominates and
the improvement from using multiplexed MPC diminishes as a consequence. When nu is
large relative to nx and N , the quadratic and linear terms gain more weight, hence the
improvement becomes very significant.
To illustrate the performance improvement achievable with parallel MMPC, we apply
the hardware controller to the spring-mass system described in Figure 4.2. The example
system consists of 18 equal masses (0.15kg) connected by equal springs (1Nm−1) and no
damping. The system has 36 states. Each mass can be actuated by a horizontal force
(nu = 18) and the reference for the outputs to track is the zero position for all masses.
The continuous time regulator matrices are chosen as Qc = I, Rc = I and Sc = 0.
When the horizon length Th is specified in seconds, sampling faster leads to more steps
in the horizon and larger optimization problems to solve at each sampling instant. For
the example system we found that a horizon of Th = 3.1 seconds was sufficient. Table 7.1
shows the sampling interval and computational delays for the FPGA implementations
for different number of steps in the horizon. For each implementation, the operating
sampling interval is chosen to be the smallest possible such that the computational delay
allows solving the optimization problem before the next sample needs to be taken. For
this example system, employing parallel MMPC allows sampling 22% faster than with
conventional MPC.
Even though the sampling frequency upgrade is modest, there is a reduction in control
cost, as shown by the simulation results presented in Figure 7.7. In addition, employing
parallel MMPC not only leads to lower sampling intervals but also lower resource usage,
since the optimization problems are smaller (as shown in Table 7.2). The extra resources
could be used to increase the level of parallelism and achieve greater speed-ups.
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Figure 7.6: Computational time reduction when employing multiplexed MPC on different
plants. Results are normalised with respect to the case when nu = 1. The
number of parallel channels is given by (5.3), which is: a) 6 for all values of nu;
b) 14 for nu = 1, 12 for nu ∈ (2, 5], 10 for nu ∈ (6, 13] and 8 for nu ∈ (14, 25].
For parallel multiplexed MPC the time required to implement the switching
decision process was ignored, however, this would be negligible compared to
the time taken to solve the QP problem.
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Table 7.1: Computational delay for each implementation when IIP = 14 and IMINRES =
Z. The gray region represents cases where the computational delay is larger
than the sampling interval, hence the implementation is not possible. The
smallest sampling interval that the FPGA can handle is 0.281 seconds (3.56Hz)
when computing parallel MMPC and 0.344 seconds (2.91Hz) when computing
conventional MPC. The relationship Ts = ThN holds.
N FPGA1 FPGAMMPC Sampling interval, Ts
7 0.166 0.120 0.442
8 0.211 0.152 0.388
9 0.262 0.188 0.344
10 0.318 0.227 0.310
11 0.379 0.270 0.281
12 0.446 0.318 0.258
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Figure 7.7: Comparison of the closed-loop performance of the controller using conventional
MPC (solid) and parallel MMPC (dotted). The horizontal lines represent
the physical constraints of the system. The closed-loop continuous-time cost
represents
∫ s
0 x(s)
TQcx(s) + u(s)
TRcu(s) ds. The horizontal axis represents
time in seconds.
Table 7.2: Size of QP problems solved by each implementation. Parallel MMPC solves six
of these problems simultaneously.
Decision Variables Constraints
MPC 522 684
Parallel MMPC 465 498
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7.3 Summary and open questions
Complex floating-point datapaths can lead to very long execution pipelines on FPGAs.
For iterative applications, one way to improve the hardware utilisation is to time-multiplex
several independent problems onto the same datapath to hide the pipeline latency. When
this approach is applied to the interior-point architectures described in Chapter 5, the
resulting circuit can solve several independent QP problems using the same resources and
dissipating the same power as when solving only one QP problem.
In this chapter we have described several strategies to make use of this special feature to
further improve the computational efficiency of optimal decision makers for control appli-
cations. For some methods, the need to solve many problems arises from an increase in the
sampling frequency beyond the limits assumed in conventional control systems. For other
reduced complexity schemes, solving several problems helps to reduce the suboptimality
of the computed control action and provide guarantees that cannot be provided by solving
just one problem.
We have shown how all of the presented schemes can be implemented on our hardware
architectures. A detailed study has shown how employing one of these new strategies,
which breaks the original problem into smaller subproblems, allows one to save resources
and achieve greater acceleration, leading to better quality control. An implementation of
the remaining proposed strategies is still needed to verify their feasibility and effectiveness.
More work is needed to explore the limits and trade-offs in the proposed approaches
to aid oﬄine design decisions. For instance, it is still not yet clear how much one can
oversample before no extra benefit is attained, or the control scheme becomes unstable.
Quantifying the loss in optimality introduced by blocking constraints or by updating only
a subset of the input channels also remains an open question. A better understanding
of these trade-offs in conjunction with a characterisation of the disturbance rejection ca-
pabilities as a function of the sampling period and the disturbance profile would help to
optimally tune the free parameters in these novel control schemes for improved closed-loop
performance.
Other novel methods that can take advantage of the special features of parallel pipelined
hardware are likely to have an impact on controller implementations on future computing
platforms.
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8 Algorithm Modifications for Efficient
Linear Algebra Implementations
Chapters 5 and 6 describe hardware architectures for different optimization algorithms for
improving the computational efficiency of embedded solvers and hence extend the range of
applications that can benefit from MPC. While Chapter 6 showed how fixed-point arith-
metic implementations of first-order solvers can have a dramatic effect on the efficiency of
the resulting solution, unfortunately, fixed-point implementation is not straightforward for
interior-point methods due to the fundamental characteristics of the original algorithm.
In this chapter we focus on improving the efficiency of the main computational bottle-
neck in interior-point methods – the solution of systems of linear equations arising when
solving for the search direction. As in Chapter 5, we consider iterative methods for solving
linear systems. The Lanczos iteration [117] is the key building block in modern iterative
numerical methods for computing eigenvalues or solving systems of linear equations in-
volving symmetric matrices. These methods are typically used in scientific computing
applications, for example when solving large sparse linear systems of equations arising
from the discretization of partial differential equations (PDEs) [46]. In this context, itera-
tive methods are preferred over direct methods, because they can be easily parallelised and
they can better exploit the sparsity in the problem to reduce computation and, perhaps
more importantly, memory requirements [81]. However, these methods are also interest-
ing for small- and medium-scale problems arising in real-time embedded applications, like
real-time optimal decision making. In this domain, on top of the advantages previously
mentioned, iterative methods allow one to trade off computation time for accuracy in
the solution and enable the possibility of terminating the method early to meet real-time
deadlines.
In both cases more efficient forms of computation, in the form of new computational
architectures and algorithms that allow for more efficient architectures, could enable new
applications in many areas of science and engineering. In high-performance comput-
ing (HPC), power consumption is quickly becoming the key limiting factor for building
the next generation of computing machines [91]. In embedded computing, cost, power
consumption, computation time, and size constraints often limit the complexity of the
algorithms that can be implemented, limiting the capabilities of the embedded solution.
Porting floating-point algorithm implementations to fixed-point arithmetic is an effec-
tive way to address these limitations. Because fixed-point numbers do not require mantissa
alignment, the circuitry is significantly simpler and faster. The smaller delay in arithmetic
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operations leads to lower latency computation and shorter pipelines. The smaller resource
requirements lead to either more performance through parallelism for a given silicon bud-
get, or a reduction in silicon area leading to lower power consumption and cost. This latter
observation is especially important, since the cost of chip manufacturing increases at least
quadratically with silicon area [92]. It is for this reason that fixed-point architectures are
ubiquitous in high-volume low-cost embedded platforms, hence any new solution based on
increasingly complex sophisticated algorithms must be able to run on fixed-point architec-
tures to achieve high-volume adoption. In the HPC domain, heterogeneous architectures
integrating fixed-point processing could help to lessen the effects of the power wall, which
is the major hurdle in the road to exascale computing [104].
However, while fixed-point arithmetic is widespread for simple digital signal processing
operations, it is typically assumed that floating-point arithmetic is necessary for solving
general linear systems or general eigenvalue problems, due to the potentially large dy-
namic range in the data and consequently on the algorithm variables. Furthermore, the
Lanczos iteration is known to be sensitive to numerical errors [172], so moving to fixed-
point arithmetic could potentially worsen the problem and lead to unreliable numerical
behaviour.
To be able to take advantage of the simplicity of fixed-point circuitry and achieve cost,
power and computation time reductions, the complexity burden shifts to the algorithm
design process [101]. In order to have a reliable fixed-point implementation one has to be
able to establish bounds on all variables of the algorithm to avoid online shifting, which
would negate any speed advantages, and avoid overflow errors. In addition, the bounds
should be of the same order to minimise loss of precision when using constant word-lengths.
There are several tools in the design automation community for handling this task [39].
However, because the Lanczos iteration is a nonlinear iterative algorithm, all state-of-the-
art bounding tools fail to provide practical bounds. Unfortunately, most linear algebra
kernels (except extremely simple operations) are of this type and they suffer from the same
problem.
This chapter proposes a novel scaling procedure to tackle the fixed-point bounding
problem for the nonlinear and recursive Lanczos kernel. The procedure gives tight bounds
for all variables of the Lanczos process regardless of the properties of the original KKT
matrix, while minimizing the computational overhead. The proof, based on linear algebra,
makes use of the fact that the scaled matrix has all eigenvalues inside the unit circle.
This kind of analysis is currently well beyond the capabilities of state-of-the-art automatic
methods [149]. We then discuss the validity of the bounds under finite precision arithmetic
and give simple guidelines to be used with existing error analysis [172] to ensure that the
absence of overflow is maintained under inexact computation.
The main result is then extended to the MINRES method – a Lanczos-based algorithm
for solving linear equations involving symmetric indefinite matrices, and it is expected
that the same scaling approach can be used for bounding variables in other nonlinear
recursive linear algebra kernels based on matrix-vector multiplication. In this chapter we
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also discuss the applicability to the Arnoldi method [6], a generalization of the Lanczos
kernel for non-symmetric matrices.
The potential efficiency improvements of the proposed approach are evaluated on an
FPGA platform. While Moore’s law has continued to promote FPGAs to a level where it
has become possible to provide substantial acceleration over microprocessors by directly
implementing floating-point linear algebra kernels [53, 214, 244, 245], floating-point oper-
ations remain expensive to implement, mainly because there is no hard support in the
FPGA fabric to facilitate the normalisation and denormalisation operations required be-
fore and after every floating-point addition or subtraction. This observation has led to
the development of tools aimed towards fusing entire floating-point datapaths, reducing
this overhead [43, 118]. However, as described in Section 6.2.1, there is still a very large
performance gap between fixed-point and floating-point implementations in FPGAs.
To exploit the architecture flexibility in an FPGA we present a parameterisable archi-
tecture generator where the user can tune the level of parallelisation and the data type of
each signal. This generator is embedded in a design automation tool that selects the best
architecture parameters to minimise latency, while satisfying the accuracy specifications
of the application and the FPGA resources available. Using this tool we show that it is
possible to get sustained FPGA performance very close to the peak theoretical GPGPU
performance when solving a single Lanczos problem to equivalent accuracy. If there are
multiple independent problems to solve simultaneously, as described in Chapter 7, it is
possible to exceed the peak floating-point performance of a GPGPU. If one considers the
power consumption of both devices, the fixed-point Lanczos solver on the FPGA is more
than an order of magnitude more efficient than the peak GPGPU efficiency. The test data
are obtained from a benchmark set of problems from the large airliner optimal controller
presented in Chapter 5.
Outline
The chapter starts by describing the Lanczos algorithm in Section 8.1. Section 8.2 presents
the scaling procedure and contains the analysis to guarantee the absence of overflow in
the Lanczos process. In Section ?? these results are extended to the MINRES method.
The numerical results showing that the numerical quality of the linear equation solu-
tion does not suffer by moving to fixed-point arithmetic are presented in Section 8.3. In
Section 8.4 we introduce an FPGA design automation tool that generates minimum la-
tency architectures given accuracy specifications and resource constraints. This tool is
used to evaluate the potential relative performance improvement between fixed-point and
floating-point FPGA implementations and perform an absolute performance comparison
against the peak performance of a high-end GPGPU. Section 8.5 discusses the possibility
of extending this methodolody to other nonlinear recursive kernels based on matrix vector
multiplication and Section 8.6 discusses open topics in this area.
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Algorithm 7 Lanczos algorithm
Require: Initial iterate r1 such that ‖r1‖2 = 1, q0 := 0 and β0 := 1.
1: for i = 1 to imax do
2: qi ← riβi−1
3: zi ← Aqi
4: αi ← qTi zi
5: ri+1 ← zi − αiqi − βi−1qi−1
6: βi ← ‖ri+1‖2
7: end for
8: return qi, αi and βi
8.1 The Lanczos algorithm
The Lanczos algorithm [117] transforms a symmetric matrix A ∈ RN×N into a tridiagonal
matrix T (only the diagonal and off-diagonals are non-zero) with similar spectral prop-
erties as A using an orthogonal transformation matrix Q. The method is described in
Algorithm 7, where qi is the i
th column of matrix Q. At every iteration the approximation
is refined such that
QTi AQi = Ti =:

α1 β1 0
β1 α2
. . .
. . .
. . . βi−1
0 βi−1 αi
 , (8.1)
where Qi ∈ RN×i and Ti ∈ Ri×i. The tridiagonal matrix Ti is easier to operate on than the
original matrix. It can be used to extract the eigenvalues and singular values of A [76], or to
solve systems of linear equations of the form Ax = b using the conjugate gradient (CG) [95]
method when A is positive definite or the MINRES [174] method when A is indefinite.
The Arnoldi iteration, a generalisation of Lanczos for non-symmetric matrices, is used
in the generalized minimum residual (GMRES) method for general matrices [198] and is
dicussed in Section 8.5.1. The Lanczos (and Arnoldi) algorithms account for the majority
of the computation in these methods – they are the key building blocks in modern iterative
algorithms for solving all formulations of linear systems appearing in optimization solvers
for optimal control problems.
Methods involving the Lanczos iteration are typically used for large sparse problems aris-
ing in scientific computing where direct methods, such as LU and Cholesky factorization,
cannot be used due to prohibitive memory requirements [77]. However, iterative methods
have additional properties that also make them good candidates for small problems aris-
ing in real-time applications, since they allow one to trade-off accuracy for computation
time [38].
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8.2 Fixed-point analysis
There are several challenges that need to be addressed before implementing an application
in fixed-point. Firstly, one should determine the worst-case peak values for every variable
in order to avoid overflow errors. The dynamic range has to be small such that small
numbers can also be represented with a good level of accuracy. In interior-point solvers
for model predictive control, some elements and eigenvalues of the KKT matrix have a
wide dynamic range during a single solve, due to some elements becoming large and others
small as the current iteration approaches the constraints. This affects the dynamic range
of all variables in the Lanczos method. If one were to directly implement the algorithm
in fixed-point, one would have to allocate a very large number of bits for the integer
part to capture large numbers and an equally large number of bits for the fractional part
to capture small numbers. Furthermore, there will be no guarantees of the avoidance
of overflow errors, since most of the expressions cannot be analytically bounded in the
general case.
For LTI algorithms it is possible to use discrete-time system theory to put tight an-
alytical bounds on worst-case peak values [151]. A linear algebra operation that meets
such requirements is matrix-vector multiplication, where the input is a vector within a
given range and the matrix does not change over time. For some nonlinear non-recursive
algorithms interval arithmetic [153] can be used to propagate data ranges forward through
the computation graph [14]. Often this approach can be overly pessimistic for non-trivial
graphs because it cannot take into account the correlation between variables.
For algorithms that do not fall in either of these two categories the tools available
have limited power. In this section we first acknowledge the limitations of current tools
for handling the bounding problem for the Lanczos algorithm and we then propose an
alternative procedure based on linear algebra.
8.2.1 Results with existing tools
Linear algebra kernels for solving systems of equations, finding eigenvalues or performing
singular value decomposition are nonlinear and recursive. The Lanczos iteration belongs
to this class. For this type of computation the bounds given by interval arithmetic quickly
blow up, rendering useless information. Table 8.1 highlights the limitations of state-of-
the-art bounding tool Gappa [149] – a tool based on interval arithmetic – for handling
the bounding problem for one iteration of Algorithm 7. Even when only one iteration is
considered, the bounds quickly become impractical as the problem size grows, because the
tool cannot use any extra information in matrix A beyond bounds on the individual coef-
ficients. Other recent tools [23] that can take into account the correlation between input
variables can help to tighten the single iteration bounds, but there is still a significant
amount of conservatism. More complex tools [44] that can take into account additional
prior information on the input variables can further improve the tightness of the bounds.
However, as shown in Table 8.1, the complexity of the procedure limits its usefulness to
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Table 8.1: Bounds on r2 computed by state-of-the-art bounding tools [23, 149] given r1 ∈
[−1, 1] and Aij ∈ [−1, 1]. The tool described in [44] can also use the fact that∑N
j=1 |Aij | = 1. Note that r1 has unit norm, hence ‖r1‖∞ ≤ 1, and A can be
trivially scaled such that all coefficients are in the given range. ‘-’ indicates
that the tool failed to prove any competitive bound. Our analysis will show
that when all the eigenvalues of A have magnitude smaller than one, ‖ri‖∞ ≤ 1
holds independent of N for all iterations i.
N 2 4 10 100 150
‖r2‖∞ – [149] 36 136 820 80200 205120
‖r2‖∞ – [23] 4 16 100 1000 22500
‖r2‖∞ – [44] 2 12 100 - -
Runtime for [44] 4719 0.5 29232 - -
(seconds) *
*No other bound smaller than ‖r2‖∞ ≤ 12 could be proved.
very small problems. In addition, the bounds given by all these tools will grow further for
more than one iteration. As a consequence, these types of algorithms are typically imple-
mented using floating-point arithmetic because the absence of overflow errors cannot be
guaranteed, in general, with a practical number of fixed-point bits for practical problems.
Despite the acknowledged difficulties there have been several fixed-point implementa-
tions of nonlinear recursive linear algebra algorithms. CG-like algorithms were imple-
mented in [31, 93], whereas the Lanczos algorithm was implemented in [102]. Bounds on
variables were established through simulation-based studies and adding a heuristic safety
factor. In the targeted digital signal processing (DSP) applications, the types of problems
that have to be processed do not change significantly over time, hence this approach might
be satisfactory, especially if the application is not safety critical. In other applications,
such as in optimization solvers for embedded automatic control, the range of linear al-
gebra problems that need to be solved on the same hardware is so varied that it is not
possible to assign word-lengths based on simulation in a practical manner. Besides, in
safety-critical applications analytical guarantees are desirable, since overflow errors can
lead to unpredictable behaviour and even failure of the system [133].
8.2.2 A scaling procedure for bounding variables
We propose the use of a diagonal scaling matrix M to redefine the problem in a new
co-ordinate system to allow us to control the bounds in all variables, such that the same
fixed precision arithmetic can efficiently handle problems with a wide range of matrices.
For example, if we want to solve the symmetric system of linear equations Ax = b, where
A = AT , we propose instead to solve the problem
MAMy = Mb
⇔ Aˆy = bˆ ,
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where
Aˆ := MAM,
bˆ := Mb ,
and the elements of the diagonal matrix M are chosen as
Mkk :=
1√∑N
j=1 |Akj |
(8.2)
to ensure the absence of overflow in a fixed-point implementation. The solution to the
original problem can be recovered easily through the transformation x = My.
An important point is that the scaling procedure and the recovery of the solution still
have to be computed using floating-point arithmetic, due to the potentially large dynamic
range and unboundness in the problem data. However, since the scaling matrix is diagonal,
the cost of these operations is comparable to the cost of one iteration of the Lanczos
algorithm. Since many iterations are typically required, most of the computation is still
carried out in fixed-point arithmetic.
In order to illustrate the need for the scaling procedure, Figure 8.1 shows the evolu-
tion of the range of values of αi (Line 4 in Algorithm 7) throughout the solution of one
optimization problem from the benchmark set described in Section 8.3. Notice that a
different Lanczos problem has to be solved at each iteration of the optimization solver.
Since the range of Lanczos problems that have to be solved on the same hardware is so
diverse, without using the scaling matrix (8.2) it is not possible to decide on a fixed data
format that can represent numbers efficiently for all problems. Based on the simulation
results, with no scaling one would need to allocate 22 bits for the integer part to be able
to represent the largest value of αi occurring in this benchmark set. Furthermore, using
this number of bits would not guarantee that overflow will not occur on a different set of
problems. The situation is similar for all other variables in the algorithm.
Instead, when using the scaling matrix (8.2) we have the following results:
Lemma 3. The scaled matrix Aˆ := MAM has, for any non-singular symmetric matrix
A, spectral radius ρ(Aˆ) ≤ 1.
Proof. Let Rk :=
∑N
j 6=k |Akj | be the absolute sum of the off-diagonal elements in a row, and
letD(Akk, Rk) be a Gershgorin disc with centre Akk and radiusRk. Consider an alternative
non-symmetric preconditioned matrix A˜ := M2A. The absolute row sum is equal to 1
for every row of A˜, hence the Gershgorin discs associated with this matrix are given by
D(A˜kk, 1−|A˜kk|). It is straightforward to show that these discs always lie inside the interval
between 1 and -1 when |A˜kk| ≤ 1, which is the case here. Hence, ρ(A˜) ≤ 1 according
to Geshgorin’s circle theorem [77, Theorem 7.2.1]. Now, for an arbitrary eigenvalue-
eigenvector pair (λ, v),
M2Av =λv (8.3)
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Figure 8.1: Evolution of the range of values that α takes for different Lanczos problems
arising during the solution of an optimization problem from the benchmark set
of problems described in Section 8.3. The solid and shaded curves represent
the scaled and unscaled algorithms, respectively.
⇔MAv =M−1λv (8.4)
⇔MAMu =λu , (8.5)
where (8.5) is obtained by substituting Mu for v. This shows that the eigenvalues of the
non-symmetric preconditioned matrix A˜ and the symmetric preconditioned matrix Aˆ are
the same. The eigenvectors are different but this does not affect the bounds, which we
derive next.
Theorem 2. Given the scaling matrix (8.2), the symmetric Lanczos algorithm applied to
Aˆ, for any non-singular symmetric matrix A, has intermediate variables with the following
bounds for all i, j and k:
• [qi]k ∈ [−1, 1]
• [Aˆ]kj ∈ [−1, 1]
• [Aˆqi]k ∈ [−1, 1]
• αi ∈ [−1, 1]
• [βi−1qi−1]k ∈ [−1, 1]
• [αiqi]k ∈ [−1, 1]
• [Aˆqi − βi−1qi−1]k ∈ [−2, 2]
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• [ri+1]k ∈ [−1, 1]
• rTi+1ri+1 ∈ [0, 1]
• βi ∈ [0, 1],
where i denotes the iteration number and []k and []kj denote the k
th component of a vector
and kjth component of a matrix, respectively.
Corollary 2. For the integer part of a fixed-point 2’s complement representation we re-
quire, including the sign bit, two bits for qi, Aˆ, Aˆqi, αi, βi−1qi−1, αiqi, ri+1, βi and
rTi+1ri+1, and three bits for Aˆqi − βi−1qi−1. Observe that the elements of M can be re-
duced by an arbitrarily small amount to turn the closed intervals of Theorem 2 into open
intervals, saving one bit for all variables except for qi.
Proof of Theorem 2. The normalisation step in Line 2 of Algorithm 7 ensures that the
Lanczos vectors qi have unit norm for all iterations, hence all the elements of qi are in
[−1, 1].
We follow by bounding the elements of the coefficient matrix:
|Aˆkj | = MkkMjj |Akj | ≤ 1√|Akj | 1√|Akj | |Akj | = 1, (8.6)
where (8.6) follows from the definition of M .
Using Lemma 3 we can put bounds on the rest of the intermediate computations in the
Lanczos iteration. We start with Aˆqi, which is used in Lines 3, 4 and 5 in Algorithm 7:
‖Aˆqi‖∞ ≤ ‖Aˆqi‖2 ≤ ‖Aˆ‖2 = ρ(Aˆ) ≤ 1 ∀i , (8.7)
where (8.7) follows from the properties of matrix norms and the fact that ‖qi‖2 = 1. The
equality follows from the 2-norm of a real symmetric matrix being equal to its largest
absolute eigenvalue [77, Theorem 2.3.1].
We continue by bounding αi and βi, which are used in Lines 2, 4, 5 and 6 of Algorithm 7
and represent the coefficients of the tridiagonal matrix described in (8.1). The eigenvalues
of the tridiagonal approximation matrix (8.1) are contained within the eigenvalues of Aˆ,
even throughout the intermediate iterations [77, §9.1]. Hence, one can use the following
relationship [77, §2.3.2]
max
jk
|[Ti]jk| ≤ ‖Ti‖2 = ρ(Ti) ≤ ρ(Aˆ) ≤ 1 ∀i (8.8)
to bound the coefficients of Ti in (8.1), i.e. |αi| ≤ 1 and |βi| ≤ 1, for all iterations.
Interval arithmetic can be used to show that the elements of αiqi and βi−1qi−1 are also
between 1 and -1 and the elements of Aˆqi − βi−1qi−1 are in [−2, 2].
The following equality
Aqi − αiqi − βi−1qi−1 = βiqi+1 =: ri+1 ∀i , (8.9)
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which always holds in the Lanczos process [77, §9], can be used to bound the elements of
the auxiliary vector ri+1 in [−1, 1] via interval arithmetic on the expression βiqi+1. We
also know that βi is non-negative so its bound derived from (8.8) can be refined.
Finally, we can also bound the intermediate computation in Line 6 of Algorithm 7 using
‖ri+1‖2 = |βi|‖qi+1‖2 = |βi| ≤ 1 ∀i ,
hence rTi+1ri+1 lies in [0, 1].
The following points should also be considered for a reliable fixed-point implementation
of the Lanczos process:
• Division and square root operations are implemented as iterative procedures in dig-
ital architectures. The data types for the intermediate variables can be designed to
prevent overflow errors. In this case, the fact that [ri+1]k ≤ βi and rTi+1ri+1 ≤ 1 can
be used to establish tight bounds on the intermediate results for any implementation.
For instance, all the intermediate variables in a CORDIC square root implementa-
tion [157] can be upper bounded by one if the input is known to be smaller than
one.
• A possible source of problems both for fixed-point and floating-point implemen-
tations is encountering βi = 0. However, this would mean that we have already
computed a perfect tridiagonal approximation to Aˆ, i.e. the roots of the character-
istic polynomial of Ti−1 are the same as those of the characteristic polynomial of Ti,
signalling completion of the Lanczos process.
• If an upper bound estimate for ρ(A) is available, it is possible to bound all variables
analytically without using the scaling matrix (8.2). However, the bounds will lose
uniformity, i.e. the elements of qi would still be in [−1, 1] but the elements of Aqi
would be in [−ρ(A), ρ(A)].
The scaling operation that has been suggested in this section is also known as diago-
nal preconditioning. However, the primary objective of the scaling procedure is not to
accelerate the convergence of the iterative algorithm, the objective of standard precondi-
tioning. Sophisticated preconditioners attempt to increase the clustering of eigenvalues.
Our scaling procedure, which has the effect on normalising the 1-norm of the rows of the
matrix, can be applied after a traditional accelerating preconditioner. However, since this
will move the eigenvalues, it cannot be guaranteed that the scaling procedure will not
have a negative effect on the convergence rate. In such cases, a better strategy could be
to include the goal of normalising the 1-norm of the rows of the matrix in the design of
the accelerating preconditioner.
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8.2.3 Validity of the bounds under inexact computations
We now use Paige’s error analysis of the Lanczos process [172] to adapt the previously
derived bounds in the presence of finite precision computations. We are interested in the
worst-case error in any component. In the following, we will denote with x the deviation
of variable x from its value under exact arithmetic.
Unlike with floating-point arithmetic, fixed-point addition and subtraction operations
involve no round-off error, provided there is no overflow and the result has the same
number of fraction bits as the operands [223], which will be assumed in this section. For
multiplication, the exact product of two numbers with k fraction bits can be represented
using 2k fraction bits, hence a k-bit truncation of a 2’s complement number incurs a
round-off error bounded from below by −2−k. Recall that in 2’s complement arithmetic,
truncation incurs a negative error both for positive and negative numbers.
The maximum absolute component-wise error in the variables involved in Algorithm 7
is summarised in the following proposition:
Proposition 5. When using fixed-point arithmetic with k fraction bits and assuming no
overflow errors, the maximum difference in the variables involved in the Lanczos process
described by Algorithm 7 with respect to their exact arithmetic values can be bounded by:
‖qi‖∞ ≤ (N + 4)2−k+1 , (8.10)
‖zi‖∞ ≤ ρ(Aˆ)‖qi‖∞ +N2−k , (8.11)
‖αi‖∞ ≤ ‖q‖∞ + ‖zi‖∞ +N2−k , (8.12)
‖ri‖∞ ≤ ρ(Aˆ)(N + 7)2−k , (8.13)
‖βi‖∞ ≤ 2‖ri‖∞ +N2−k . (8.14)
for all iterations i, where Aˆ ∈ RN×N .
Proof. In the original analysis presented in [172], higher order error terms are ignored
since every term is assumed to be significantly smaller than one for the analysis to be
valid, hence, higher order terms have a negligible impact on the final results. We do the
same here as it significantly clarifies the presentation.
According to [172], the departure from unit norm in the Lanczos vectors can be bounded
by
|qTi qi − 1| ≤ (N + 4)2−k (8.15)
for all iterations i. In the worst case, all the error can be attributed to the same element
in qi, hence, neglecting higher-order terms we have
‖2qi‖∞ ≤ (N + 4)2−k
leading to (8.10).
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The error in Line 3 of Algorithm 7 can be written, using the properties of matrix and
vector norms, as
‖zi‖∞ ≤ ‖Aˆ‖2‖qi‖2 +N2−k ,
where the last term represents the maximum component-wise error in matrix-vector mul-
tiplication. Using (8.15) one can infer that the bound on ‖qi‖2 is the same as the bound
on ‖qi‖∞ given by (8.10), leading to (8.11).
Neglecting higher order terms, the error in αi in Line 4 of Algorithm 7 can be obtained
by forward error analysis as
‖αi‖∞ ≤ ‖zi‖∞‖qi‖∞ + ‖qi‖∞‖zi‖∞ +N2−k ,
where the last term arises from the maximum round-off error in the dot-product compu-
tation. Using the bounds given by Theorem 2 one arrives at (8.12).
Going back to the original analysis in [172] one can use the fact that the 2-norm of the
error in the relationship (8.9), i.e.
‖Aqi − αiqi − βi−1qi−1 − βiqi+1‖2
can be bounded from below by
ρ(Aˆ)(N + 7)2−k (8.16)
for all iterations i. One can infer that the bound on ‖ri‖2 is the same as (8.16). Using
the properties of vector norms leads to (8.13).
The error in Line 6 of Algorithm 7 can be written as
‖βi‖∞ ≤ 2‖ri‖∞‖ri‖∞ +N2−k .
Using the bounds given by Theorem 2 yields (8.14).
The error bounds given by Proposition 5 enlarge the bounds given in Theorem 2. In
order to prevent overflow in the presence of round-off errors the integer bitwidth for qi has
to increase by dlog2((N + 4)2−k−1)e bits, which will be one bit in all practical cases. For
the remaining variables, which have bounds that depend on ρ(Aˆ), one has two possibilities
– either use extra bits to represent the integer part according to the new larger bounds,
or adjust the spectral radius ρ(Aˆ) through the scaling matrix (8.2) such that the original
bounds still apply under finite precision effects.
The latter approach is likely to provide effectively tighter bounds. We now outline a
procedure, described in the following lemma, for controlling ρ(Aˆ) and give an example
showing how to make use of it.
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Lemma 4. If each element of the scaling matrix (8.2) is multiplied by (1+ε), where ε is a
small positive number, the scaled matrix Aˆ := MAM has, for any non-singular symmetric
matrix A, spectral radius ρ(Aˆ) ≤ 11+ε .
Proof. We now have |A˜kk| ≤ 11+ε . The new Gershgorin discs are given by D(A˜kk, 11+ε −
|A˜kk|), which can be easily proved to lie inside the interval between − 11+ε and 11+ε .
For instance, if one decides to use k = 20 fraction bits on the benchmark problems
described in Section 8.3 with dimension N = 229, the worst error bounds would be given
by
‖α‖∞ ≤ 4.4× 10−4[ρ(Aˆ) + 1] + 4.37× 10−4 ,
‖β‖∞ ≤ 4.5× 10−4ρ(Aˆ) + 2.18× 10−4 .
The value of  in Lemma 4 is chosen such that the following inequalities are satisfied
ρ(Aˆ) + ‖α‖∞ ≤ 1 ,
ρ(Aˆ) + ‖β‖∞ ≤ 1 ,
which, for the given values, is satisfied by ε ≥ 0.0013.
8.3 Numerical results
In this section we show that even though these algorithms are known to be vulnerable to
round-off errors [173] they can still be executed using fixed-point arithmetic reliably by
using our proposed approach.
In order to evaluate the numerical behaviour of the Lanczos method, we examine the
convergence of the Lanczos-based MINRES algorithm, described in Algorithm 8, which
solves systems of linear equations by minimising the 2-norm of the residual ‖Aˆyi − bˆ‖2.
Notice that in order to bound the solution vector y, one would need an upper bound on the
spectral radius of Aˆ−1, which depends on the minimum absolute eigenvalue of Aˆ. In general
it is not possible to obtain a lower bound on this quantity, hence the solution update cannot
be bounded and has to be computed using floating-point arithmetic. Since our primary
objective is to evaluate the numerical behaviour of the computationally-intensive Lanczos
kernel, the operations outside Lanczos are carried out in double precision floating point
arithmetic.
Figure 8.2 shows the convergence behaviour of a single precision floating point im-
plementation and several fixed-point implementations for a symmetric matrix from the
University of Florida sparse matrix collection [42]. All implementations exhibit the same
convergence rate. There is a difference in the final attainable accuracy due to the accu-
mulation of round-off errors, which is dependent on the precision used. The figure also
shows that the fixed-point implementations have a stable numerical behaviour, i.e. the
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Algorithm 8 MINRES algorithm
Require: Initial values γ1 := 1, γ0 := 1, σ1 := 0, σ0 := 0, ζ = 1, w0 := 0, w−1 := 0 and
y := 0. Given qi, αi and βi from Algorithm 7:
1: for i = 1 to imax do
2: δi ← γiαi − γi−1σiβi−1
3: ρi,1 ←
√
δ2i + β
2
i
4: ρi,2 ← σiαi + γi−1γiβi−1
5: ρi,3 ← σi−1βi−1
6: γi+1 ← δiρi,1
7: σi+1 ← βiρi,1
8: wi ← qi−ρi,3wi−2−ρi,2wi−1ρi,1
9: y ← y + γi+1ζwi
10: ζ ← −σi+1ζ
11: end for
12: return y
accumulated round-off error converges to a finite value. The numerical behaviour is similar
for all linear systems for which the MINRES algorithm converges to the solution in double
precision floating-point arithmetic.
In order to investigate the variation in attainable accuracy for a larger set of problems
we created a benchmark set of approximately 1000 linear systems coming from an opti-
mal controller for the Boeing 747 aircraft model [86, 127] described in Section 5.6 under
many different operating conditions. The linear systems are the same size (N = 229)
but the condition numbers range from 50 to 2 × 1010. The problems were solved using a
32-bit fixed-point implementation, and single and double precision floating-point imple-
mentations, and the attainable accuracy was recorded in each case. The results are shown
in Figure 8.3. As expected, double precision floating-point with 64 bits achieves better
accuracy than the fixed-point implementations. However, single precision floating-point
with 32 bits consistently achieves less accurate solutions. Since single precision only has
23 mantissa bits, a fixed-point implementation with 32 bits can provide better accuracy
that a floating-point implementation with 32 bits if the problems are formulated such that
the full dynamic range offered by a fixed representation can be efficiently utilised across
different problems. Figure 8.3 also shows that these problems are numerically challenging
– if the scaling matrix (8.2) is not used, even the floating-point implementations fail to
converge. This suggests that the proposed scaling procedure can also improve the numer-
ical behaviour of floating-point iterative algorithms along with achieving its main goal for
bounding variables. An example application supporting this claim is described in [86] and
in Section 5.6.
In order to evaluate the effect of the proposed approach on an optimization solver we
consider a mixed precision interior-point solver where the Lanczos iterations – the most
computationally intensive part in an interior-point solver based on an iterative linear solver
(MINRES in this case) – is computed in fixed-point, whereas the rest of the algorithm
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Figure 8.2: Convergence results when solving a linear system using MINRES for bench-
mark problem sherman1 from [42] with N = 1000 and condition number
2.2 × 104. The solid line represents the single precision floating-point im-
plementation (32 bits including 23 mantissa bits), whereas the dotted lines
represent, from top to bottom, fixed-point implementations with k = 23, 32,
41 and 50 bits for the fractional part of signals, respectively.
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‖b‖2 ) at termination for
different linear solver implementations. From top to bottom, preconditioned
32-bit fixed-point, double precision floating-point and single precision floating-
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is computed in double precision floating-point. The fixed-point behaviour is simulated
using Matlab’s fixed-point toolbox [208], which allows specifying rounding and overflow
modes. When using floor rounding and no saturation, the results were verified to match
simulation results on a Xilinx FPGA with the same options for the arithmetic units. The
closed-loop behaviour of the different precision controllers was evaluated with a simulation
where the aircraft is at steady-state and the reference changes at t = 5s. This change in
reference guarantees that the input constraints become active. 150 MINRES iterations
and 20 interior-point iterations are used in all cases in order to have a fair comparison.
Figure 8.4 shows the accumulated cost for different controller implementations. When
using the scaling procedure, the quality of the control is practically the same with the
32-bit fixed-point controller as with the double precision floating-point controller. For the
unscaled controller we used information about the maximum value that all signals in the
Lanczos process took for the benchmark set to decide how many bits to allocate for the
integer part of each signal. The total number of bits for each signal was kept constant with
respect to the preconditioned controller implementation. Of course, this cannot guarantee
the absence of overflow so we changed the overflow mode to saturation (this would incur
an extra penalty in terms of hardware resources). Figure 8.4 shows that it is essential to
apply the scaler in order to be able to implement the mixed precision controller and still
maintain the control quality.
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The final attainable accuracy ‖Aˆy − bˆ‖2, denoted by ek, is determined by the machine
unit round-off uk. When using floor rounding uk := 2
−k, where k denotes the number
of bits used to represent the fractional part of numbers. It is well-known [96] that when
solving systems of linear equations these quantities are related by
ek ≤ O(κ(Aˆ)uk) , (8.17)
where κ(Aˆ) is the condition number of the coefficient matrix. We have observed that, for
k ≥ 15, this relationship holds with approximate equality for all tested problems, including
the problem described in Figure 8.2. For smaller bitwidths, excessive round-off error leads
to unpredictable behaviour of the algorithm for the described application.
The constant of proportionality, which captures the numerical difficulty of the problem,
is different for each problem. This constant cannot be computed a priori, but relation-
ship (8.17) allows one to calculate it after a single simulation run and then determine the
attainable accuracy when using a different number of bits, i.e. we can predict the nu-
merical behaviour when using k bits by shifting the histogram for 32 fixed-point fraction
bits.
8.4 Evaluation in FPGAs
This section evaluates the impact of the results derived in Section 8.2 on FPGAs. We first
describe a parameterizable FPGA architecture for the Lanczos process and then present
a design automation tool that selects the degree of parallelisation and the computing
precision to meet accuracy specifications and the resource constraints for the target chip.
The resulting performance on a high-end FPGA is compared to the peak performance of
a high-end GPGPU, which is considered the highest achievable single-chip performance
for scientific computing.
8.4.1 Parameterizable architecture
The results derived in Section 8.2 can be used to implement Lanczos-based algorithms
reliably in low cost and low power fixed-point architectures, such as fixed-point DSPs
and embedded microcontrollers. In this section, we will evaluate the potential efficiency
improvements in FPGAs. In these platforms, for addition and subtraction operations,
fixed-point units consume one order of magnitude fewer resources and incur one order
of magnitude less arithmetic delay than floating-point units providing the same number
of mantissa bits [232]. These platforms also provide flexibility for synthesizing different
computing architectures. We now describe our architecture generating tool, which takes
as inputs the data type, number of bits, level of parallelization and the latencies of an
adder/subtracter (lA), multiplier (lM ), square root (lSQ) and divider (lD) and automati-
cally generates an architecture described in VHDL.
The proposed compute architecture for implementing Algorithm 7 is shown in Figure 8.5.
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Figure 8.5: Lanczos compute architecture. Dotted lines denote links carrying vectors
whereas solid lines denote links carrying scalars. The two thick dotted lines
going into the xT y block denote N parallel vector links. The input to the
circuit is q1 going into the multiplexer and the matrix Aˆ being written into
on-chip RAM. The output is αi and βi.
The most computationally intensive operation is the Θ(N2) matrix-vector multiplication
in Line 3 of Algorithm 7. This is implemented in the block labeled xT y, which is a
parallel pipelined dot-product unit consisting of a parallel array of N multipliers followed
by an adder reduction tree of depth dlog2Ne, as described in Figure 6.2. The remaining
operations of Algorithm 7 are all Θ(N) vector operations and Θ(1) scalar operations that
use dedicated components.
The degree of parallelism in the circuit is parameterized by parameter P . For instance,
if P = 2, there will be two xT y blocks operating in parallel, one operating on the odd rows
of A, the other on the even. All links carrying vector signals will branch into two links
carrying the even and odd components, respectively, and all arithmetic units operating on
vector links will be replicated. Note that the square root and divider, which consume most
resources, only operate on scalar values, hence there will only be one of each of these units
regardless of the value of P . For the memory subsystem, instead of having N independent
memories each storing one column of A, there will be 2N independent memories, where
half of the memories will store the even rows and the other half will store the odd rows
of A.
The latency for one Lanczos iteration in terms of clock cycles is given by
L :=
⌈
N
P
⌉
+ lAdlog2Ne+ 5lM + lA + lSQ + lD + 2 + 2lred , (8.18)
where
lred :=
⌈
N
P
⌉
+ lAdlog2 P e+ lA + lAdlog2 lAe − 1 (8.19)
is the number of cycles it takes the reduction circuit, illustrated in Figure 8.6, to reduce the
incoming P streams to a single scalar value. This operation is necessary when computing
qTi Aqi and r
T
i+1ri+1. Note in particular that for a fixed-point implementation where lA = 1
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Figure 8.6: Reduction circuit. Uses P + lA− 1 adders and a serial-to-parallel shift register
of length lA.
Table 8.2: Delays for arithmetic cores. The delay of the fixed-point divider varies nonlin-
early between 21 and 36 cycles from k = 18 to k = 54.
lA lM lD lSQ
fixed-point 1 2 - bk+12 c+ 1
float 11 8 27 27
double 14 15 57 57
and P = 1, the reduction circuit is a single adder and lred = N , as expected. Table 8.2
shows the latency of the arithmetic units under different number representations.
As described in Section 6.2.1 floating-point units incur significantly larger delays than
fixed-point units on FPGAs. Figure 8.7 shows the latency of 32-bit fixed-point and single
precision floating-point implementations of the Lanczos kernel. For a fixed-point imple-
mentation, smaller arithmetic latencies mean that the constant term in the latency ex-
pression (8.18) has less weight, hence the incremental benefit of adding more parallelism
is greater as a consequence of Amdahl’s law. Furthermore, a fixed-point implementation
allows one to move further down the parallelism axis due to fewer resources being needed
for individual arithmetic units. Larger problems benefit more from extra parallelism in all
cases.
8.4.2 Design automation tool
In order to evaluate the performance of our designs for a given target FPGA chip we
created a design automation tool that generates optimum designs with respect to the
following rule:
min
P,k
L(P, k)
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Figure 8.7: Latency of one Lanczos iteration for several levels of parallelism.
subject to
P(ek ≤ η) > 1− ξ , (8.20)
R(P, k) ≤ FPGAarea , (8.21)
where L(P, k) is defined in (8.18) with the explicit dependence of latency on the number
of fraction bits k noted. P(ek ≤ η) represents the probability that any problem chosen
at random from the benchmark set meets the user-specified accuracy constraint η, and is
used to model the fact that for any finite precision representation – fixed point or double
precision floating point – there will be problem instances that fail to converge for numerical
reasons. The user can specify η – the tolerance on the error, and ξ – the proportion of
problems allowed to fail to converge to the desired accuracy. In the remainder of the
paper, we set ξ = 10%, which is reasonable for the application domain for the data
used. R(P, k) is a vector representing the utilization of the different FPGA resources:
flip-flops (FFs), look-up tables (LUTs), embedded multipliers and embedded RAM, for
the Lanczos architecture illustrated in Figure 8.5 with parallelism degree P and a k-bit
fixed point datapath.
Even though this is an integer optimization problem, it can be easily solved. First,
determine the minimum number of fraction bits k necessary to satisfy the accuracy re-
quirements (8.20) by making use of the information in Figure 8.3 and (??). Once k is
fixed, find the maximum P such that (8.21) remains satisfied using the information in Ta-
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Table 8.3: Resource usage
Type Amount
Adder/Subtracter P (N + 3) + 2lA − 2
Multiplier P (N + 5)
Divider 1
Square root 1
Memory - 2dNP e k-bits PN
Memory - N k-bits 5P
ble 8.3 and a model for the number of LUTs, flip-flops and embedded multipliers necessary
for implementing each arithmetic unit for different number of bits and data representa-
tions [232]. If P = 1 is not able to satisfy (8.21), then the problem is infeasible and either
the accuracy requirements have to be relaxed or a larger FPGA will be necessary. Note
that the actual resource utilization of the generated designs can differ slightly from the
model predictions. However, the possible modelling error is insignificant compared to the
efficiency improvements that will be presented in Section 8.4.3.
Memory is typically the limiting factor for implementations with a small number of bits,
whereas for larger numbers of bits embedded multipliers limit the degree of parallelisation.
In the former case, storage of some of the columns of Aˆ is implemented using banks of
registers so FFs become the limiting resource. In the latter case, some multipliers are
implemented using LUTs so these become the limiting resource. Figure 8.8 shows the
trade-off between latency and FFs offered by the floating-point Lanczos implementations
and two fixed-point implementations that, when embedded inside a MINRES solver, meet
the same accuracy requirements as the single and double precision floating-point imple-
mentations. The trade-off is similar for other resources. We can see that the fixed-point
implementations make better utilization of the available resources to reduce latency while
providing the same solution quality.
8.4.3 Performance evaluation
In this section we will evaluate the relative performance of the fixed-point and floating-
point implementations under the resource constraint framework of Section 8.4.2 for a
Virtex 7 XT 1140 FPGA [234]. Then we will evaluate the absolute performance and
efficiency of the fixed-point implementations against a high-end GPGPU with a peak
floating-point performance of 1 TFLOP/s.
The trade-off between latency (8.18) and accuracy requirements for our FPGA imple-
mentations is investigated in Figure 8.9. For high accuracy requirements a large number
of bits are needed reducing the extractable parallelism and increasing the latency. As
the accuracy requirements are relaxed it becomes possible to reduce latency by increasing
parallelism. The figure shows that the fixed-point implementations also provide a better
trade-off even when the accuracy of the calculation is considered.
The simple control structures in our design and the pipelined arithmetic units allow the
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Figure 8.8: Latency tradeoff against FF utilization (from model) on a Virtex 7 XT
1140 [234] for N = 229. Double precision (η = 4.05 × 10−14) and single
precision (η = 3.41 × 10−7) are represented by solid lines with crosses and
circles, respectively. Fixed-point implementations with k = 53 and 29 are
represented by the dotted lines with crosses and circles, respectively. These
Lanczos implementations, when embedded inside a MINRES solver, match the
accuracy requirements of the floating-point implementations.
circuits to be clocked at frequencies up to 400MHz. Noting that each Lanczos iteration
requires 2N2 +8N operations we plot the number of operations per second (OP/s) against
accuracy requirements in Figure 8.10. For extremely high accuracy requirements, not at-
tainable by double precision floating-point, a fixed-point implementation with 53 fraction
bits still achieves approximately 100 GOP/s. Since double precision floating-point only
has 52 mantissa bits, a 53-bit fixed-point arithmetic can provide more accuracy if the
dynamic range is controlled. For accuracy requirements of 10−6 and 10−3 the fixed-point
implementations can achieve approximately 200 and 300 GOP/s, respectively. Larger
problems would benefit more from incremental parallelisation leading to greater perfor-
mance improvements, especially for lower accuracy requirements.
The GPGPU curves are based on the NVIDIA C2050 [170], which has a peak single
precision performance of 1.03 TFLOP/s and a peak double precision performance of 515
GFLOP/s. It should be emphasized that while the solid lines represent the peak GPGPU
performance, the actual sustained performance can differ significantly [60]. In fact, [182]
reported sustained performance well below 10% of the peak performance when implement-
ing the Lanczos kernel on this GPGPU.
The trade-off between performance and accuracy requirements is important for the range
of applications that we consider. For some HPC applications, high accuracy requirements,
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Figure 8.9: Latency against accuracy requirements tradeoff on a Virtex 7 XT 1140 [234]
for N = 229. The dotted line, the cross and the circle represent fixed-point
and double and single precision floating-point implementations, respectively.
even beyond double precision, can be a high priority. On the other hand, for some embed-
ded applications that require the repeated solution of similar problems, accuracy can be
sacrificed for the ability to apply actions fast and respond quickly to new events. In some
of these applications, solution accuracy requirements of 10−3 can be perfectly reasonable.
The results presented so far have assumed that we are processing a single problem at
a time. Using this approach the arithmetic units in our circuit are always idle for some
fraction of the iteration time. In addition, because the constant term in (8.18) is relatively
large, the effect of incremental parallelisation on latency reduction becomes small very
quickly. In the situation when there are many independent problems available [108], it
is possible to use the idle computational power by time-multiplexing multiple problems
into the same circuit to hide the pipeline latency and keep arithmetic units busy [124] in
a similar fashion as was described in Chapter 7. In this case, the number of problems
needed to fill the pipeline is given by the following expression⌈
L from (8.18)⌈
N
P
⌉ ⌉ . (8.22)
If the extra storage needed does not hinder the achievable parallelism, it is possible to
achieve much higher computing performance, exceeding the peak GPGPU performance
for most accuracy requirements even for small problems, as shown in Figure 8.10 (b).
Using this approach there is a more direct transfer between parallelisation and sustained
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Figure 8.10: Sustained computing performance for fixed-point implementations on a Vir-
tex 7 XT 1140 [234] for different accuracy requirements. The solid line rep-
resents the peak performance of a 1 TFLOP/s GPGPU. P and k are the
degree of parallelisation and number of fraction bits, respectively.
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performance. The sharp improvement in performance for low accuracy requirements is a
consequence of a nonlinear reduction in the number of embedded multiplier blocks neces-
sary for implementing multiplier units, allowing for a significant increase in the available
resources for parallelisation.
For the Virtex 7 XT 1140 [234] FPGA from the performance-optimized Xilinx device
family, Xilinx power estimator [236] was used to estimate the maximum power consump-
tion at approximately 22 Watts. For the C2050 GPGPU [170], the power consumption is
in the region of 100 Watts, while a host processor consuming extra power would still be
needed for controlling the data transfer to and from the GPGPU. Hence, for problems with
modest accuracy requirements, there will be more than one order of magnitude difference
in power efficiency when measured in terms of operations per watt between the sustained
fixed-point FPGA performance and the peak GPGPU floating-point performance.
8.5 Further extensions
In this section we discuss several extensions for the results derived in Section 8.2. First,
it is shown how the same procedure can be applied to bound variables for other similar
iterative linear algebra kernels. We then discuss the possibility of solving the linear systems
arising in an interior-point method using fixed-point arithmetic without implementing a
scaling procedure.
8.5.1 Other linear algebra kernels
It is expected that the same scaling procedure presented in Section 8.2 will also be useful
for bounding variables in other iterative linear algebra algorithms based on matrix-vector
multiplication.
The standard Arnoldi iteration [6], described in Algorithm 9, transforms a non-symmetric
matrix A ∈ RN×N into an upper Hessenberg matrix H (upper triangle and first lower diag-
onal are non-zero) with similar spectral properties as A using an orthogonal transformation
matrix Q. At every iteration the approximation is refined such that
QTi AQi = Hi =:

h1,1 h1,2 · · · · · · h1,k
h2,1 h2,2
...
0 h3,2
. . .
...
. . .
. . .
...
0 hk,k−1 hk,k

,
where Qi ∈ RN×i and Hi ∈ Ri×i.
Since the matrix A is not symmetric it is not necessary to apply a symmetric scaling
procedure; hence, instead of solving Ax = b, we solve
M2Ax = M2b
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Algorithm 9 Arnoldi algorithm
Require: Initial iterate q1 such that ‖q1‖2 = 1 and h1,0 := 1.
1: for i = 1 to imax do
2: qi ← ri−1hi,i−1
3: z ← Aqi
4: ri ← z
5: for k = 1 to i do
6: hk,i ← qTk z
7: ri ← ri − hk,iqk
8: end for
9: hi+1,i ← ‖ri‖2
10: end for
11: return h
⇔ Aˆx = bˆ
and the computed solution remains the same as the solution to the original problem. The
following proposition summarises the variable bounds for the Arnoldi process:
Proposition 6. Given the scaling matrix (8.2), the Arnoldi iteration applied to Aˆ, for
any non-singular matrix A, has intermediate variables with the following bounds for all i,
j and k:
• [qi]k ∈ [−1, 1]
• [Aˆ]kj ∈ [−1, 1]
• [Aˆqi]k ∈ [−1, 1]
• [H]kj ∈ [−1, 1]
where i denotes the iteration number and []k and []kj denote the k
th component of a vector
and kjth component of a matrix, respectively.
Proof. According to the proof of Lemma 3, the spectral radius of the non-symmetric scaled
matrix is still bounded by ρ(Aˆ) ≤ 1. As with the Lanczos iteration, the eigenvalues of
the approximate matrix Hi are contained within the eigenvalues of Aˆ even throughout the
intermediate iterations. One can use the relationship (8.8) to show that the coefficients of
the Hessenberg matrix are bounded by ρ(Aˆ). The bounds for the remaining expressions
in the Arnoldi iteration are obtained in the same way as in Theorem 2.
It is expected that the same techniques could be applied to other related kernels such
as the unsymmetric Lanczos process or the power iteration for computing maximal eigen-
values.
8.5.2 Bounding variables without online scaling
This chapter has proposed a scaling procedure for bounding variables in the Lanczos
process – the most computationally intensive part of an interior-point solver based on an
iterative linear solver. In order to bound variables without using the scaling procedure one
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needs to establish bounds on the largest absolute eigenvalues of the KKT matrix. This
bounds should vary as little as possible throughout the iterations to be able to efficiently
represent numbers using a fixed-point data format. It is also desirable for the bounds to
be close to one, as suggested by Theorem 2.
With the saddle-point (2.15) and normal equations (2.17) linear system formulations,
which are used in all interior-point software packages, the bounds on the largest absolute
eigenvalue of the KKT matrix grows at least as O( 1µ) [197], where µ is a measure of sub-
optimality. This means that the largest eigenvalue becomes unbounded as the method
progresses towards the solution. With these linear system formulations the scaling proce-
dure is essential for a reliable and efficient fixed-point realisation of the algorithm. How-
ever, with the (symmetrized) unreduced linear system formulation (2.12) one can obtain
upper bounds that are independent of the duality gap, hence constant throughout the
interior-point method, and are of the same order as the largest eigenvalue of the Hessian
matrix [82], which can be scaled oﬄine to be close to one. This approach could potentially
allow solving the linear systems in the interior-point method using fixed-point arithmetic
without any online scaling overhead.
8.6 Summary and open questions
Fixed-point computation is more efficient than floating-point from the digital circuit point
of view. We have shown that fixed-point computation can also be suitable for problems
that have traditionally been considered floating-point problems if enough care is taken to
formulate these problems in a numerically favourable way. Even for algorithms known
to be vulnerable to numerical round-off errors accuracy does not necessarily have to be
compromised by moving to fixed-point arithmetic if the dynamic range can be controlled
such that a fixed-point representation can represent numbers efficiently.
Implementing an algorithm using fixed-point arithmetic gives more responsibility to
the designer since all variables need to be bounded in order to avoid overflow errors that
can lead to unpredictable behaviour. We have proposed a scaling procedure that allows
us to bound and control the dynamic range of all variables in the Lanczos method –
the building block in iterative methods for solving the most important linear algebra
problems, which are ubiquitous in engineering and science. The proposed methodology
is simple to implement but uses linear algebra theorems to establish bounds, which is
currently well beyond the capabilities of state-of-the-art automatic tools for solving the
bounding problem.
The capability for implementing these algorithms using fixed-point arithmetic could
have an impact both in the high performance and embedded computing domains. In
the embedded domain, it has the potential to open up opportunities for implementing
sophisticated functionality in low cost systems with limited computational capabilities.
For high-performance scientific applications it could help in the effort to reach exascale
levels of performance while keeping the power consumption costs at an affordable level.
179
For other applications there are substantial processing performance and efficiency gains
to be realised.
Since the proposed approach suggests a hybrid precision interior-point solver for embed-
ded MPC, it seems natural to explore the possibility of implementation on heterogeneous
computing platforms. In these platforms, the custom logic will implement the fixed-point
computations whereas the (single precision) floating-point operations will be implemented
on an ARM processor embedded on the same chip. This approach should boost the perfor-
mance of the interior-point architecture described in Chapter 5. Given the performance
gap between floating-point and fixed-point arithmetic and the performance results pre-
sented in Section 5.6, the revised implementation of the architecture presented in Chap-
ter 5 should significantly exceed the performance of current state-of-the-art embedded
interior-point solvers.
In cases where more performance is needed or the cost of floating-point arithmetic sup-
port is beyond budget, a full fixed-point interior-point implementation would be necessary.
The first obstacle is the need to bound the search direction, or the solution to the linear
systems, which requires lower bounds on the minimum absolute eigenvalue of the KKT
matrices. With the unreduced linear system formulation (2.12), even if one can prove that
there will be no eigenvalues at zero, the best lower bounds for the absolute eigenvalues are
still at zero [82], hence better bounds are needed to be able to bound the components of
the solution to the linear systems. One approach to solve this problem could come from
adding regularization terms to the optimization problem to influence the lower bounds on
the eigenvalues of the KKT system [78,200].
Further performance and reliability enhancements could come from theoretical precision
analysis. Presently, the design automation tool described in Section 8.4.2 makes precision
decisions to meet the accuracy specifications using empirically obtained data. Unlike with
first-order methods in Chapter 6, with interior-point methods it is currently not possible
to give any practical theoretical bounds on the solution error given the number of bits
used, even for the linear system subproblems.
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9 Conclusion
This thesis has proposed several techniques for improving the computational efficiency of
optimization solvers with the objective of enabling optimal decision making on resource-
constrained embedded systems. In this chapter we summarise the main contributions and
discuss some remaining challenges and future work directions to improve on the results
presented in this thesis.
Several parameterisable hardware designs have been proposed for implementation in
custom hardware platforms, such as FPGAs. For interior-point solvers, design decisions
were made to exploit the significant structure in optimization problems arising in control,
including a custom storage technique that reduced memory requirements substantially
and allowed to overcome I/O bandwidth bottlenecks. For certain types of MPC problems,
first-order solvers were proposed for high-speed and low cost implementations because the
algorithms have few sequential dependencies and can be fully implemented using fixed-
point arithmetic. While these algorithm-specific designs can provide substantial perfor-
mance improvements over software solvers, the description of the circuit design techniques
that result in highly efficient implementations, such as how to partition computations for
maximum hardware efficiency or how to make use of long pipelines, is transferable and
can be used to design efficient hardware architectures for other optimization algorithms
not considered in this thesis.
This thesis has also presented analysis to aid making precision-related decisions for the
design of the hardware architectures. The precision used to represent data should always
be questioned in efficient hardware design, since a reduction in the number of bits used
lowers the cost of the implementation and can increase its performance. For the interior-
point designs, numerical investigations showed that with a preconditioning procedure and
the correct plant model scaling, only a small number of linear solver iterations is required
to achieve sufficient control accuracy for a numerically challenging airliner case study
while using single precision floating-point arithmetic. For the different first-order solver
designs, a unified error analysis framework was used to obtain practical a priori estimates
for the expected error in the minimiser given the computing precision. Several case studies
demonstrated that the algorithms remain numerically reliable at very low bit-widths in
fixed-point arithmetic.
Novel ways of posing optimization problems, new MPC-specific algorithms and mod-
ifications to existing algorithms have also been proposed to make the most efficient use
of custom pipelined parallel platforms. A new structured formulation for linear-time in-
variant constrained control problems was introduced, where the computational effort grew
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linearly in the horizon length with several additional advantages over other sparse formu-
lations. The structure was introduced through a suitable change of variables that led to
banded matrices. Several methods were proposed to improve the hardware utilisation by
time-multiplexing more than one independent problems onto the same datapath to hide
the pipeline latency. We showed how employing one of these new strategies, which breaks
the original problem into smaller subproblems, allows one to save resources and achieve
greater acceleration. In terms of modification to existing algorithms it was shown that
fixed-point computation can also be suitable for problems that have traditionally been
considered floating-point problems if enough care is taken to formulate these problems in
a numerically favourable way such that a fixed-point representation can represent numbers
efficiently. We proposed a simple to implement scaling procedure that allowed bounding all
variables in the Lanczos method - the computational bottleneck in interior-point methods
based on iterative linear solvers, enabling reliable low cost fixed-point implementations.
Prior to this thesis, there had been a significant amount of research that shared our goal
of extending the use of complex optimal decision making by proposing several ways to
overcome the computational burden. The main novelty in this thesis is a multidisciplinary
approach that considers the development of optimization algorithms, the digital design of
custom optimization solvers, and the use of control theory and numerical analysis to make
algorithm design and implementation decisions. We believe that by jointly considering all
the fields involved in the deployment of efficient optimal decision makers it is possible to
achieve better results than by considering the different design challenges separately. For
instance, hardware design for application acceleration often tries to replicate the func-
tional behaviour of the preceding software implementation, but this approach hides many
of the degrees of freedom available in custom hardware design. Besides, it is often unclear
whether the accuracy given by the double precision constrained software implementation
is appropriate for the given application. Designing applications and algorithms that can
deal with inexact computation is a promising path towards highly efficient implementa-
tions. Most of the algorithms proposed for accelerating optimization solvers for embedded
control are only tested on x86-based machines. Even when the test results are satisfactory,
deployment of such algorithms on precision-, power- and memory-constrained embedded
platforms can result in unpredictable behaviour. In addition, designing optimization al-
gorithms assuming sequential execution can prove to be a severe performance limiter in
future computing platforms. One of the goals of this thesis is to promote a more holistic
approach for the research and implementation of embedded optimal decision makers.
Through several case studies we have shown how the different techniques developed
in this thesis could be used to implement complex optimization-based functionality on
very cheap devices while meeting the real-time requirements of the system. However, this
required skills that are not common in the practitioner. In order to promote the industrial
adoption of these complex technologies in new resource-constrained applications and in
applications that currently employ simple PID controllers it is necessary to provide a set
of design tools that simplify the task of deploying an optimization solver on an embedded
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platform. These tools should make automatic design choices given the characteristics of
the problem and specifications of the target platform and should not require, ideally, any
deep understanding of computing hardware, numerical analysis, or even optimization.
Most of the techniques described in this thesis and other related works can be pro-
grammed to automatically make design decisions and synthesize custom hardware solvers
based on the characteristics and requirements of the target application. Additional work
is needed to extend these results so that they are applicable to a more general class of
problems, such as those with non quadratic objectives or with different constraint sets;
however, these goals seem attainable with modest effort. The successful development of
such tools could enable the adoption of optimization-based decision making in a range
of applications. For instance, a domain with relatively fast dynamics and tight resource
constraints is automotive control, whereas in space control applications the sampling re-
quirements are not as tight but the power constraints are extreme. Beyond industrial
control, there are some promising consumer applications too. For instance, compressed
sensing could, in principle, be used for capturing images and videos in portable devices
with reduced power consumption and sensor cost and size. Decoding such images on the
mobile device without exhausting the limited battery power requires extremely efficient
embedded optimization solvers.
9.1 Future work
At the end of Chapters 4, 5, 6, 7 and 8 we have outlined several open questions that could
be further explored to improve the capabilities of the mentioned tools. In this section we
discuss in more detail the two future research directions that we consider most promising.
9.1.1 Low cost interior-point solvers
Chapter 6 proposed architectures based on first-order optimization solvers for low cost
implementations. These methods are very well-suited for resource constrained applications
because they can be implemented using fixed-point arithmetic only and their simplicity
enables analysis that can provide theoretical guarantees on their behaviour under reduced
precision computations.
Interior-point methods can handle a much broader range of optimization problems than
first-order methods so it is desirable to have low cost implementations too. The main
obstacle is that not all variables can be bounded, hence fixed-point arithmetic is not
guaranteed to result in reliable computations. In addition, due to the complexity of
the method it is not possible to perform a numerical analysis that can provide practical
conclusions for choosing the computing precision given an error tolerance at the solution.
Additional investigation into the numerical precision necessary for interior-point meth-
ods to behave in a reliable way would allow to explore further the efficiency trade-offs that
are possible in custom hardware. In terms of bounding variables, Chapter 8 made the first
step to bound the variables in the most computationally intensive task of an interior-point
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solver. However, additional work is needed to bound the remaining tasks, starting with
the solution to the linear systems, which requires lower bounds on the minimum absolute
eigenvalue of the KKT matrices. Adding regularizing terms to the optimization problem
could be a promising direction.
9.1.2 Considering the process’ dynamics in precision decisions
The focus of the theoretical numerical analysis in this thesis has been on establishing
round-off error bounds on the minimiser and consequently on the function value in order
to decide how many bits to use to represent data. In a real-time context, where actions
are being applied at regular intervals and there is feedback between the process and the
decision maker, studying the effect of suboptimality in the solution on the closed-loop
tracking error or the disturbance rejection capabilities is also necessary to be able to
satisfy higher level application performance requirements.
For some applications the performance will be very sensitive to the quality of the control
action whereas others might not be as vulnerable to suboptimal decisions. In this thesis,
this kind of investigation has been carried out in an empirical manner. It would be desirable
to perform a theoretical analysis that could characterise the dependence of the tracking
and disturbance rejection capabilities on the quality of the applied actions. Including the
sampling period in this analysis would also be useful for optimally tuning all the free
parameters in a real-time embedded implementation.
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